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This thesis describes the analysis and design of oscillators and
charge pumps that can operate with very low supply voltages. The
focus is on operation of the MOS transistor in the triode region owing
to the limited voltage options available. Special attention has been
given to the properties of the zero-VT transistor due to its high drive
capability at low voltage. In order to investigate the minimum supply
voltage for MOSFET oscillators, three topologies were studied. Two of
them, namely the enhanced swing ring and the enhanced swing Col-
pitts oscillators, can operate with supply voltages below the thermal
voltage, kT /q. Simplified theoretical expressions for the minimum
supply voltage, oscillation frequency and minimum transistor gain of
the oscillators were derived. Measurement results obtained using pro-
totypes built with zero-VT transistors verified the operation of the os-
cillators for a supply voltage as low as 30 mV and 3.5 mV with high
swing amplitude for arrangements built with integrated and off-the-
shelf inductors, respectively. The application of the ultra-low-voltage
oscillators to energy harvesting circuits was addressed in this work.
In order to convert the ac signal of the oscillator into a dc signal, the
popular Dickson charge pump converter was employed. Expressions
for the output voltage, input resistance and power converter efficiency
of the Dickson charge pump operating at ultra-low voltages were de-
rived. Experimental results obtained with prototypes built with the
enhanced swing ring oscillator and the Dickson charge pump con-
firmed the feasibility of obtaining a dc output equal to 1 V at current
consumptions of 100 nA and 1 µA from input voltages of 10 mV and
23 mV, respectively.
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O presente trabalho apresenta a análise, projeto e experimen-
tação de osciladores e conversores dc-dc elevadores operando a muito
baixas tensões de alimentação. Devido aos baixos valores de ten-
são de alimentação de interesse deste trabalho, especial atenção foi
dada à operação do transistor MOS na região triodo e às propriedades
do transistor zero-VT, graças a sua alta capacidade de corrente para
baixas tensões. Com o objetivo de investigar a mínima tensão de ali-
mentação de osciladores a MOSFET, três topologias foram estudadas.
Duas delas, chamadas de oscilador em anel com elevada excursão de
sinal e oscilador Colpitts com elevada excursão de sinal, podem tra-
balhar com tensões de alimentação inferiores à tensão térmica, kT /q.
Expressões simplificadas para a mínima tensão de alimentação, fre-
quência de oscilação e mínimo ganho do transistor foram derivadas
para cada topologia. Resultados experimentais obtidos com protóti-
pos implementados com transistores zero-VT comprovam a operação
dos osciladores com tensões tão baixas quanto 30 mV e 3,5 mV em
circuitos construídos com indutores integrados e discretos, respecti-
vamente. A aplicação dos osciladores a circuitos de captação de en-
ergia (energy harvesting circuits) a partir de fontes de alimentação de
ultra-baixa-tensão foi estudada neste trabalho. Com o propósito de
converter tensões ac geradas pelos osciladores em sinais dc, o clássico
conversor Dickson foi utilizado. Expressões para a tensão de saída,
resistência de entrada e eficiência de conversão de potência do con-
versor Dickson operando a ultra-baixas-tensões foram derivadas. Re-
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sultados experimentais obtidos com protótipos construídos com o os-
cilador em anel com elevada excursão de sinal e com o conversor Dick-
son, provaram a possibilidade de se obter uma tensão dc na saída de
1 V para correntes de carga de 100 nA e 1 µA a partir de tensões de
entrada de 10 mV e 23 mV, respectivamente.
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RESUMO EXPANDIDO
Introdução
A crescente demanda pela autonomia de energia de circuitos
relacionados às modernas redes de sensores sem fio e às aplicações
biomédicas tem motivado uma redução drástica da potência consum-
ida pelos circuitos eletrônicos atuais. Sistemas complexos capazes
de monitorar in vivo as atividades de órgãos humanos através, por
exemplo, de eletrocardiogramas, eletroencefalogramas ou medidores
de pressão ocular e mesmo com capacidade de estimular tecidos hu-
manos, são desenvolvidos consumindo micro-watts de potência [1]-
[4]. Devido aos baixos valores de potência consumidos, estes circuitos
abrem caminho para uma nova classe de captadores de energia de
ultra-baixa-tensão – ULV (ultra-low-voltage) e ultra-baixa-potência –
ULP (ultra-low-power) com capacidade de operar internamente ou ao
redor do corpo humano.
Neste cenário, intensa pesquisa tem sido desenvolvida de
modo a permitir a colheita de energia através do movimento, calor,
luz ou mesmo da glicose presente no corpo humano. Células foto-
voltaicas operando em ambientes de baixa luminosidade, geradores
termoelétricos, operando a partir da diferença de temperatura entre o
corpo-humano e o meio externo e células combustível gerando ener-
gia a partir da glicose presente no corpo-humano [17], são exemplos
de fontes de energia com potencial de suprir a recente demanda por
autonomia de energia. Entretanto, devido a fatores construtivos ou a
restrições de área, a tensão gerada por estas fontes varia de dezenas
a poucas centenas de milivolts. Assim, de modo a permitir que estas
fontes de energia alimentem os circuitos eletrônicos atuais que, em
geral, demandam tensões de alimentação de pelo menos 500 mV,
conversores elevadores de tensão devem ser utilizados.
Entretanto, elevar tensões da ordem de kT /q, a tensão térmica
(≈26 mV à temperatura ambiente), não é uma tarefa simples. De fato,
independente da topologia de conversor elevador utilizada, de modo a
controlar a transferência de carga e permitir a elevação de tensão, um
sinal oscilatório é necessário. Porém, devido à dificuldade em se ini-
cializar osciladores eletrônicos a partir de tensões DC inferiores a 100
mV, o projeto do oscilador se configura como um gargalo no projeto
de conversores dc-dc elevadores operando a ultra baixas tensões.
Recentemente, diversos trabalhos têm proposto soluções para
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inicializar o conversor usando chaves mecânicas [33], transformadores
[28] ou osciladores em anel com um complicado ajuste externo da ten-
são de limiar VT [10], [59]. Ainda assim, a mínima tensão de inicial-
ização de conversores reportada é de 35 mV [33], ainda com o custo
extra em área associado ao uso de indutores e capacitores externos.
Neste contexto, o presente trabalho propõem uma redução extrema da
tensão de alimentação de osciladores eletrônicos de modo a permitir
a elevação de tensões dc tão baixas quanto a tensão térmica, kT /q. Re-
sultados experimentais utilizando transistores zero-VT comprovaram
os limites mínimos da tensão de alimentação de osciladores deste tra-
balho.
A aplicação dos osciladores a circuitos de elevação de tensão
foi também estudada nesta tese. Aplicando um modelo do conver-
sor Dickson desenvolvido nesta tese, válido para tensões de operação
muito baixas, resultados experimentais comprovaram a possibilidade
da conversão de tensão dc-dc a partir de valores de tensão tão baixos
quanto 10 mV.
De modo a obter a operações dos circuitos apresentados nesta
tese a partir de muito baixas tensões, em todos os projetos desenvolvi-
dos foram utilizados transistores do tipo zero-VT devido à alta capaci-
dade de corrente mesmo operando a ultra baixas tensões.
Objetivos Específicos
• Propor circuitos analógicos que operem a muito baixas tensões.
• Explorar topologias que permitam a obtenção dos limites míni-
mos de tensão de alimentação de osciladores eletrônicos;
• Desenvolver protótipos de osciladores de tensão com capacidade
de operar com tensões de alimentação abaixo do limite de tensão
dos circuitos digitais, o limite de Meindl (36 mV à temperatura
ambiente) [20];
• Aplicar os osciladores de ultra baixa tensão a circuitos de cap-
tação de energia;
• Estudar, modelar e desenvolver um protótipo de conversor dc-
dc elevador com capacidade de elevar tensões tão baixas quanto
a tensão térmica kT /q.
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Resultados
De modo a buscar atingir operação com valores próximos aos
limites mínimos de tensão de alimentação de osciladores, três topolo-
gias foram apresentadas neste trabalho. Baseado em uma topologia
em anel com carga LC, o oscilador em anel indutivo - IRO (induc-
tive ring oscillator) apresenta um limite teórico mínimo de tensão que
corresponde à metade do limite teórico mínimo de tensão do inver-
sor CMOS (limite de Meindl), 36 mV à temperatura ambiente. Já
os osciladores em anel indutivo e Colpitts, ambos com elevada ex-
cursão de sinal – ESRO (enhanced swing ring oscillator) e ESCO (en-
hanced swing Colpitts oscillator), respectivamente, não apresentam rígi-
dos limites mínimos de tensão, que variam de acordo com razões
entre componentes passivos e com as perdas inseridas pelos com-
ponentes. Análises considerando a frequência de oscilação, mínimo
ganho e mínima tensão de alimentação para inicializar os osciladores,
derivadas para cada topologia, exploram o espaço de projeto de os-
ciladores operando a ultra-baixas-tensões.
De modo a comprovar a operação dos osciladores apresentados,
seis protótipos foram implementados e testados. Quatro deles, total-
mente integrados através da tecnologia IBM 130 nm, possuem tensões
de inicialização de 86, 53, 46, e 30 mV, empregando as topologias
ESCO, IRO (7 estágios), IRO (2 estágios) e ESRO, respectivamente.
Usando transistores zero-VT integrados através do mesmo processo
e componentes passivos com alto fator de qualidade, dois protóti-
pos baseados nas topologias ESCO e ESRO são capazes de iniciar os-
cilações a partir de tensões de alimentação tão baixas quanto 15 e 3,5
mV, respectivamente. Vale ressaltar que os osciladores implementa-
dos a partir da topologia ESRO atingiram uma excursão de sinal de
500 mV pico a pico, a uma tensão de alimentação de 77 e 8 mV, con-
siderando o protótipo totalmente integrado e usando indutores exter-
nos, respectivamente. Uma redução drástica da potência consumida
ainda é verificada através dos protótipos implementados.
Considerando os baixos valores de tensão de interesse deste tra-
balho, o modelo convencional do conversor Dickson [58] que consid-
era constante a queda de tensão sobre os diodos não pôde ser aplicado.
Assim, um modelo que considera a queda de tensão nos diodos a par-
tir da corrente de carga do conversor e das características físicas dos
diodos é proposto nesta tese. Expressões para a tensão de saída, re-
sistência de entrada e eficiência de conversão de energia do conversor
operando a muito baixas tensões foram derivadas.
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Resultados experimentais aplicando os modelos desenvolvidos
sobre os osciladores e o conversor Dickson, ambos operando a ultra
baixas tensões comprovaram a possibilidade da conversão de tensão
dc-dc a partir de valores de tensão tão baixos quanto kT /q. Três pro-
tótipos foram implementados gerando uma saída dc de 1V a partir
de uma tensão de entrada Vin=86 mV (para uma corrente de carga
IL=1 µA), Vin=23 mV (para IL=1 µA) e Vin=10 mV (para IL=100 nA)
considerando um protótipo totalmente integrado, um outro integrado
exceto pelos indutores externos e um terceiro usando componentes
discretos, respectivamente.
Até o momento da escrita desta tese, este trabalho apresenta
a menor tensão de operação de osciladores e conversores dc-dc ele-
vadores totalmente integrados ou mesmo utilizando componentes ex-
ternos.
Durante o desenvolvimento deste trabalho, três artigos foram
submetidos a periódicos internacionais (dois publicados e um
aguardando o processo de revisão), sete artigos publicados em anais
de conferências internacionais e seis trabalhos submetidos a work-
shops em três países, Estados Unidos, México e Brasil. Além disso, o
artigo intitulado "10 mV - 1 V Step-up converter for energy harvesting
applications" recebeu o prêmio de melhor artigo do SBCCI 2014, the
best paper award of the 27th SBCCI, que foi realizado em Aracajú, SE,
Brazil.
Comentários Finais
Neste trabalho, utilizando-se transistores do tipo zero-VT
operando na região linear, indutores com alto fator de qualidade e
topologias simples, porém ideias para operação a ultra-baixas-tensões,
é comprovada a operação de circuitos analógicos muito abaixo do lim-
ite de Meindl. Tal resultado, além de demonstrar a possibilidade de
circuitos analógicos operarem com limites mínimos de tensão abaixo
dos de circuitos digitais, abre novas possibilidades dentro das recentes
demandas da eletrônica moderna, que requer rígidas especificações
de consumo de potência e baixos níveis de tensão. Desta forma, ainda
há muito a ser feito em relação extensão dos conceitos de ultra-baixa-
tensão apresentados neste estudo a sistemas eletrônicos práticos e
ao aprimoramento das topologias trabalhadas, incluindo testes de
variabilidade e de variação de temperatura e a integração dos mesmos
xviii
em tecnologias mais modernas.
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1 INTRODUCTION
The recent demand for energy autonomy has pushed the power
budget of some critical circuits in wireless sensor nodes and im-
plantable biomedical applications to low values. Complex systems
able to monitor in vivo the activity of human organs, such as in
electrocardiogram, electroencephalogram or intraocular pressure
examinations, and even to stimulate human tissues, consuming some
dozens of micro-watts [1], [2], [3], [4], open space for a new class of
ultra-low-power (ULP) and ultra-low-voltage (ULV) energy harvest-
ing generators, with the capability to operate around or inside the
human body [5], [6]. However, due to the low voltage levels generated
by these energy sources (as low as 50 mV), the use of electronic
circuits that can operate, or at least start up, with such low voltages,
is mandatory.
In addition, lowering the supply voltage of electronic circuits
is one of the most effective strategies for achieving low energy con-
sumption [7], [8]. In fact, the dynamic power consumption of digital
circuits is proportional to the square of the supply voltage. Thus, to
meet the recent demand for miniaturization and energy autonomy, the
search for ultra-low-voltage and ultra-low-power circuits has never
been more intense.
The main objective of this research was the extreme reduction
of the supply voltage of a very important electronic component, the
oscillator. This component, which is of great importance in commu-
nication systems, is also essential for the boosting of lower voltages
(such as those generated by the ULV harvested sources) to the higher
levels needed to supply current electronics (VDD > 500 mV).
Employing appropriate circuit techniques and native devices,
the generation of oscillations from less than 4 mV of supply voltage
is demonstrated herein, opening the path to controlling the operation
of step-up converters able to convert input voltages of the order of 10
mV to 1V at the output.
1.1 ULP/ULV ENERGY HARVESTING SOURCES
Motivated by the demand for energy autonomy for devices op-
erating around or inside the human body, intensive research in the
field of solar, thermal, motion and biological energy scavenging has
been carried out. A comparison between the power delivery capabil-
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ity of some harvesting sources applicable to sensor networks is shown
in Table 1 [9].
Table 1: Typical power delivery capability of some energy harvesting sources
[9].
Source Harvested Power
Light Outdoor 10 mW/cm2
Light Indoor 10 µW/cm2
Motion Human 4 µW/cm2
Thermal energy Human 30 µW/cm2
As an example of a well-developed technology [9], photovoltaic
cells are used as a power supply for many ULP applications, such as
that illustrated in Fig. 1, which shows a wristwatch powered by a so-
lar cell. In an outdoor environment the voltage generated by a photo-
voltaic cell can be of the order of some volts, but indoors this decreases
to a few hundred millivolts [10], [11]. Another interesting ULV en-
ergy harvesting source is obtained by trees, which a difference of pH
between the tree and the soil can generate voltages ranging from 50
mV to 200 mV for outdoor applications [12].
Figure 1: Wristwatch built with a photovoltaic cell. Source:
www.citizenwatch.com.
The energy provided by the difference in temperature between
the human body and the environment is a very convenient way to sup-
ply power to electronics. In fact, the thermoelectric generator (TEG),
which converts temperature differences into electrical energy using
the Seebeck effect has been intensively studied for wearable appli-
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cations [5], [6], [9], [13] since its introduction in 1978 by Bulova to
supply power to a wristwatch.
TEGs are commonly comprised of a large number of thermo-
couples (association of legs of n-type and p-type semiconductor ma-
terials), connected thermally in parallel and electrically in series, as
shown in Fig. 2 [5]. A TEG modeled by a voltage source VT herm in
series with a resistance RT herm generates an open voltage given by
VT herm = S.∆T , where ∆T is the temperature difference and S is the
Seebeck coefficient.
Figure 2: Internal connections of a thermoelectric generator. Source [5].
In wearable applications, the voltage generated by TEGs is usu-
ally too small to directly supply current electronics (VDD > 500 mV).
Due to the thermal resistances of the sink source (the human body)
and the environment, it is hard to obtain an effective temperature dif-
ference higher than 1◦C [5]. Also, due to constructive limitations, it
is impossible to obtain simultaneous optimization of the power gener-
ated and the voltage [5]. In order to maintain an internal resistance of
a few ohm, the S value for commercial TEGs normally ranges from 10
to 75 mV/K, providing around a few dozen millivolts at the output in
wearable applications.
The use of fuel cells which generate energy from the human
body is a very attractive option, particularly for biomedical applica-
tions. Without the need for battery replacement, fuel cells have been
the object of study since the 1960s [14]. Recently, some authors have
verified the possibility of delivering micro-watts from glucose inside
the human body [15], [16], for example, from the cerebrospinal fluid,
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Figure 3: Power extraction from cerebrospinal fluid using an implantable glu-
cose fuel cell. Source [17].
as illustrated in Fig. 3 [17]. However, the voltage generated ranges
from dozens to a few hundred millivolts.
Thus, due to the ULV levels generated by these energy harvest-
ing sources, a boost converter is needed to provide a supply voltage
of the order of 1 V, as commonly required in the current electronics
sector.
1.2 THE SIGNIFICANCE OF ULTRA-LOW-VOLTAGE ELECTRON-
ICS
The need for portable and greener computing is at the origin
of ultra-low-voltage (ULV) digital circuits operating with supply volt-
ages in the range of 100-400 mV (see, for example, [18] and references
therein). The motivation for continuously reducing the supply voltage
is as intense as ever because of the continuous development of very-
large-scale integration (VLSI) technologies, as can be seen in recent
publications [7], [18]. In [19], Meindl, based on the weak inversion
model of the CMOS inverter of [20], concluded that the lower bound
for the supply voltage of the CMOS inverter is
VDD,min = 2φt ln(1 +n) (1.1)
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where φt = kT /q is the thermal voltage, k is the Boltzmann constant,
T is the absolute temperature, q is the electron charge and n is the
slope factor. For an ideal MOSFET (n = 1) at room temperature, (1.1)
gives VDD,min = 36 mV. This minimum value for the supply voltage
results from the analysis of the static transfer curve of the CMOS in-
verter with matched n- and p-channel MOSFETs. The maximum volt-
age gain, which occurs at the midpoint of the voltage transfer curve,
must be higher than unity and the supply voltage required to achieve
this gain is given by (1.1). CMOS digital circuits are getting closer
to the lower boundary for VDD given by (1.1). The use of feedback
to match the subthreshold n- and p-channel MOSFET currents allows
digital CMOS circuits in a standard 180 nm CMOS technology to op-
erate at VDD = 4kT /q [21]. More recently, operation at room temper-
ature with VDD = 62 mV was achieved using logic gates built around
Schmitt triggers [22].
For analog circuits, the minimum practical supply voltage has
generally been considered to be higher than the minimum necessary
for the operation of digital circuits. The reason for this is that, in most
analog circuits, one or more transistors that operate in saturation are
stacked between VDD and ground and thus the supply voltage needs to
be at least 100 mV (see [23] and the referenced therein for a discussion
on the VDD,min of analog circuits). However, rectifiers have appeared
recently as an exception to this rule. In effect, recent studies [24],
[25] motivated by energy harvesting show that rectifiers and voltage
multipliers can operate efficiently even with input voltages below the
thermal voltage kT /q.
Blocking oscillators using JFETs [26] or native MOSFETs [27],
[28] also operate with VDD below 100 mV . The oscillators of refs.
[26], [27] act as start-up circuits in off-the-shelf energy harvesting de-
vices capable of operating from supply voltages as low as 20 mV pro-
vided by thermoelectric generators. Since transistors are not able to
provide the necessary voltage gain at such low supply voltages, the
supplementary gain necessary to start up oscillations is obtained from
feedback transformers with primary-secondary turns ratios of around
1:100. A web-site [29] reports some blocking oscillators prototype cir-
cuit that starts to oscillate at very-low-voltages at the expense of some
discrete transformers.
A reduction in VDD is usually related to degradation of the MOS
performance, indicated by a reduction in the gate transconductance.
However, as shown in [8] and [30], a reduction in the MOSFET thresh-
old voltage, VT , is a very attractive way to mitigate the lack of tran-
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Figure 4: Relation between gm and VDD for VT = 0, 50, 100, and 200 mV.
sistor performance at low voltages. In order to illustrate this, Fig.
4 shows the theoretical variation in gm (obtained from the MOSFET
model presented in Appendix A) in terms of VDD for VT ranging from
0 to 200 mV. The graph was obtained for VS = VB = 0, VD = VG = VDD .
IS = 280 µA for all calculated curves.
1.3 THE NATIVE TRANSISTOR
Selecting an appropriate technology is of paramount impor-
tance for ULV circuits. Enhancement-mode devices, such as MOS
transistors with threshold voltage in the range of 0.3-0.5 V, operate
with very low current density for supply voltages below 100 mV and
are thus of very limited practical utility. On the other hand, depletion-
mode devices, such as MOSFETs or JFETs, can supply relatively high
current densities for low supply voltages, but they present two draw-
backs; they are neither available in conventional technologies nor pro-
vide enough voltage gain for low voltages.
In between enhanced and depletion devices, MOS transistors
with zero or near zero threshold voltage are particularly suitable for
ULV circuits due to their current drive capability and sufficient volt-
age gain at very low supply voltages. As can be seen in the experi-
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Figure 5: ID vs. VDS (VS = VB) characteristics for a zero-VT transistor with
W/L=2500 µm/420 nm.
mental plot of ID vs. VDS for a zero-VT transistor in Fig. 5, the de-
vice presents a current capability of some hundreds of micro-amperes,
even for low-VDS .
The close-to-zero value of the threshold voltage of a zero-VT
n-type MOS transistor, also called a native transistor, is achieved by
blocking the p-well implants (a fabrication step commonly employed
to control the VT in modern technologies). Because of the low p-well
doping, the short- channel effects of zero-VT transistors are more se-
vere than in standard devices [8], [31]. Thus, in order to mitigate
these, the minimum dimensions of the zero-VT transistor are greater
than those of the standard MOSFET. In the IBM 130 nm technology,
the minimum W and L of the zero-VT are 3000 and 420 nm, whereas
those of the standard transistors are 160 and 120 nm, respectively.
The intrinsic voltage gains of the common-gate and common-
source amplifiers, Av,cg and Av,cs, respectively, of a zero-VT transistor
are also shown in Fig. 5. Considering the operation of the transistor
in weak inversion (WI) in the triode region [32],
Av,cg =
gms
gmd
= e
qVDS
kT (1.2)
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Av,cs =
gm
gmd
=
1
n
(
e
qVDS
kT − 1
)
(1.3)
where gms and gmd represent the source and drain transconductances,
respectively. For the common-source amplifier, the voltage gain
equals unity for VDS = (kT /q) ln(1 + n). Regenerative logic circuits
require a voltage gain of at least unity for their proper operation.
Therefore, in the case of the “symmetric” CMOS inverter, the mini-
mum supply voltage VDD = 2(kT /q) ln(1 + n) deduced in [19] can be
directly derived from (1.3). For ideal MOSFETs, i.e, n = 1, VDDmin =
36 mV at room temperature.
On the other hand, the common-gate amplifier provides a volt-
age gain of greater than unity for VDS > 0. This property of the
common-gate amplifier is very useful for lowering the supply voltage
limit for the operation of oscillators.
1.3.1 Comparison between Standard, Low-VT and Zero-VT
Transistors
In order to compare the usefulness of MOS transistors for
low supply voltages, we can use the ratio of the drain current to
the transistor gate area as a figure of merit or, equivalently, the
transconductance-to-gate-capacitance ratio gm/Cox, which is propor-
tional to the unity gain or cutoff frequency fT of the device. Figure 6
shows the fT values for zero-VT, low-VT and standard transistors in
terms of the supply voltage for minimum-channel-length devices in
the 130 nm CMOS technology. Nominal threshold voltages are 5, 245
and 340 mV, respectively. The current densities ID /W for the three
types of transistors with VGS = VDS = 50 mV are around 300 nA/µm,
980 pA/µm and 140 pA/µm, respectively.
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Figure 6: First-order approximation of the intrinsic cutoff frequency of the
zero-VT (W/L=3µm/0.42µm), low-VT (W/L=0.84µm/0.12µm), and standard
(W/L=0.84µm/0.12µm) transistors of the 130 nm CMOS technology. The
transconductance gm was simulated for VS = VB = 0, and VD = VG = VDD .
The curves for the first-order approximation of the intrinsic cut-
off frequencies in Fig. 6 clearly show the advantage of the zero-VT
transistor over the low-VT and standard transistors for low supply
voltages in applications where high current drive capability and/or
high frequency operation is a must. Note that for supply voltages be-
low 50 mV, the zero-VT transistor is faster than the low-VT transistor
by two orders of magnitude and it is almost three orders of magni-
tude faster than the standard transistor. On the other hand, for supply
voltages of some hundreds of mV the speed of the zero-VT transistor
becomes lower than those of the other two transistors since its channel
length is around three times the length of the channel of the other two
transistors.
The experimental characterization of the zero-VT transistors
used in this study is shown in Appendix B.
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1.4 PURPOSE OF THIS STUDY
Following the current trend toward low supply voltages, in this
research several oscillator configurations were explored for energy
harvesting applications, at ultra-low voltages.
Considering the energy harvesting sources mentioned above,
converting levels as low as 10 mV to a dc voltage in the range of 0.5
- 1.0 V, typically required to power current electronic circuitry, is not
an easy task. In fact, as can be seen in the conceptual scheme of a
step-up converter in Fig. 7, independently of the step-up converter
topology, an oscillatory signal is needed in order to control the en-
ergy transfer between energy storage devices. However, due to the
extreme difficulty associated with generating oscillatory signals from
supply voltages below 100 mV, the generation of oscillations from en-
ergy harvesters represents a "bottleneck" in the design of ULV convert-
ers. Despite the fact that in the last few years mechanical switches,
external transformers, or post-layout tuned oscillators have been used
in some topologies to address this subject [10], [28], [33], obtaining a
further reduction in VDD using fully-integrated and discrete oscilla-
tors remains an unsolved problem. Also, due to the losses associated
with the active switches, the operation of boost converters with the
ability to start up with supply voltages below 100 mV has still to be
demonstrated.
Employing native transistors operating in the triode region,
high Q inductors and simple topologies, a reduction of the minimum
supply voltage of oscillators to levels lower than the thermal volt-
age, kT /q, is proposed herein. An energy harvesting application is
also addressed in this thesis. With a consistent theoretical model of
the Dickson charge pump, the dc voltage conversion from very low
voltages is verified experimentally.
Figure 7: The conceptualization of an ULV step-up topology.
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1.5 ORGANIZATION OF THE MANUSCRIPT
This manuscript is divided into six chapters. Following this in-
troduction, Chapter 2 introduces three ULV oscillator topologies. The
analysis and the experimental results for each arrangement are pre-
sented in Chapters 2 and 3, respectively. The study on the charge
pump operating from very low voltages is described in Chapter 4. The
experimental results obtained from a circuit design based on the anal-
ysis detailed in Chapters 2 and 4 for ULV oscillators and the Dickson
charge pump are reported in Chapter 5. The main results of this the-
sis are summarized in Chapter 6. The MOSFET model, the character-
ization of the zero-VT transistor and a list of implemented chips and
published papers are presented in the Appendices.
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2 ULTRA-LOW-VOLTAGE OSCILLATORS
With the aim of reducing, as far as possible the minimum sup-
ply voltage of oscillators, in this chapter three topologies which can
operate well below 100 mV of VDD are presented. Two of these topolo-
gies, namely the inductive ring oscillator (IRO) and the enhanced
swing ring oscillator (ESRO), are based on a ring topology, while the
third, the enhanced Colpitts oscillator (ESCO), is based on the clas-
sical Colpitts oscillator. In order to reach the minimum operational
voltage levels, high drive capability zero-VT transistors are employed.
For circuits with supply voltages of 100 mV or less, transistors
usually operate in weak (WI) or moderate (MI) inversion. Addition-
ally, there is not sufficient voltage headroom to operate MOS transis-
tors in saturation. For these reasons, in this study a transistor model
valid in all operating regions was employed, which is summarized in
Appendix A.
For each oscillator, theoretical expressions are provided for the
oscillation frequency, the minimum transistor gain and the minimum
supply voltage. At the end of the chapter, a comparative table of the
oscillators summarizes the main results.
2.1 THE INDUCTIVE RING OSCILLATOR - IRO
Starting up a conventional ring oscillator with a power supply
below 100 mV is extremely difficult [34]. The minimum value of the
supply voltage, VDD,min, is usually limited by the imbalance of the
threshold voltage of the PMOS/NMOS transistors of the logic inverter
caused by within-die and die-to-die variations [34]. In order to obtain
an oscillator which starts up from a VDD,min value lower than that of
the conventional ring oscillator, the inductive ring oscillator shown in
Fig. 8 can be used. This topology, which replaces the PMOS transistor
of logic inverters with an inductor, can not only reduce VDD,min but
also boost the amplitude of the oscillations beyond the supply volt-
age. It should be noted that when the number of stages is N = 2 the
inductive ring is reduced to the widely used cross-coupled LC oscilla-
tor.
In the recent years, many papers on inductive ring oscillators
have been published [35]-[39]. The goal of these studies was to achieve
tera-Hz frequencies, very low phase-noise and/or multiple phase sig-
nals, but the focus was not on low supply voltage operation.
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Figure 8: Schematic diagram of an N -stage inductive ring oscillator.
2.1.1 Analysis
The analysis of the N-stage IRO is based on the simplified
small-signal equivalent circuit of a single stage of the IRO shown in
Fig. 9, where gm and gmd represent the gate and drain transconduc-
tances, respectively, C is the sum of all parasitc capacitances between
the drain node and the ac ground, and GP models the inductor losses.
For the sake of simplicity, here it can be assumed that the drain-to-
gate capacitance Cgd is negligible. A complete analysis of the IRO,
including Cgd , can be found in Section 2.1.1.4. The transfer function
of the single stage in Fig. 9 is given by
Vout
Vin
= − gm
gmd +GP +
1
sL + sC
(2.1)
which can be written as
Vout
Vin
= − gm
gmd +GP
1
1− j tanφ (2.2)
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Figure 9: Simplified small-signal model of a single stage of the inductive ring
oscillator.
tanφ =
1−LCω2
ωL (gmd +GP )
(2.3)
where φ is the phase shift between the output and the input signals.
The condition of loop gain equal to unity for oscillation requires
the phase shift φ between two adjacent stages to be
φ (k) =
2kpi
N
(2.4)
where N is the number of stages and k is an integer number. Except
for N = 2 and 4, more than a single value for the phase shift satis-
fies the phase condition required for oscillation, as shown in Fig. 10.
However, as explained in [37] and [40], the circuit tends to oscillate at
the frequency for which the gain is the highest. For an even number
of stages we have φ = pi, while for the case of an odd number of stages
φ = (N − 1)pi/N .
2.1.1.1 Frequency of Oscillation
From the phase-shift between two contiguous stages of the os-
cillator, the oscillation frequency can be found. Therefore, from (2.3),
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Figure 10: Magnitude and phase, (from (2.2)), of the transfer function of a
single stage of the inductive ring oscillator with indication of the possible
phase-shit values which satisfies (2.4) for N ranging from 2 to 5.
we can calculate the oscillation frequency ω as
ω
ω0
=
√
1 +
(tanφ)2
4Q2
− tanφ
2Q
(2.5)
where ω0 = 1/
√
LC is the resonant frequency of the LC tank and Q =
1/[(gmd +Gp)ω0L] is the quality factor of the stage. Note that when the
condition φ = pi holds, which is the case for an even number of stages,
ω equals ω0.
The dispersion relation of a stage (eq. (2.5)), which shows the
dependence of ω/ω0 on φ, is shown in Fig. 11. It is clear that, for Q >
100, we have ω/ω0 1.
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2.1.1.2 Minimum Transistor Gain Required for Oscillation Start-up
Based on (2.2), considering the loop gain of an N-stage IRO,
given by
H(jω) =
(
− gm
gmd +GP
)N 1
(1− j tanφ)N (2.6)
the requirement of greater than unity gain for the starting up of oscil-
lations is satisfied for
gm
gmd +GP
1√
1 + (tanφ)2
> 1 (2.7)
Since the relation between source, drain and gate transconduc-
tances, gms, gmd , and gm, respectively, is gm = (gms − gmd)/n (Appendix
A), where n is the transistor slope factor, the minimum transistor gain
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gms/gmd required for oscillation is obtained from (2.7) as
gms
gmd
> 1 +n
√
1 + (tanφ)2
(
1 +
GP
gmd
)
(2.8)
2.1.1.3 Minimum Supply Voltage Required for Oscillation Start-up
From the MOSFET model described in Appendix A and equa-
tion (2.8), it is possible to calculate the minimum supply voltage re-
quired for the start-up of the oscillator. From the expression for the
drain-source voltage (VDS ) in Appendix A, we have
VDS
φt
=
φt
2IS
gmd
(
gms
gmd
− 1
)
+ ln
gms
gmd
(2.9)
For each transistor in Fig. 8 we have the following dc values: VS =
VB = 0 and VG = VD = VDD . It can be noted from (2.9) that, for a fixed
gmd , the minimum VDS (= VDD ) is reached for the minimum value of
the gms/gmd ratio given in (2.8). Thus, based on (2.8) and (2.9) we find
that the minimum supply voltage required to start up the oscillator is
VDD =
φ2t
2IS
ngmd
(
1 +
GP
gmd
)√
1 + (tanφ)2 +φt ln
[
1 +n
√
1 + (tanφ)2
(
1 +
GP
gmd
)]
(2.10)
The minimum voltage supply limit of the IRO topology can be
obtained assuming that the transistor operates only in weak inversion,
φ = pi and that the inductor losses are negligible. Thus, from (2.10)
VDD,lim = φt ln(1 +n) (2.11)
for the case of an even number of stages. Assuming that n =1, the
limit given by (2.11) is around 18 mV at room temperature. This limit
shows that the circuit can theoretically operate with one half the value
of the Meindl limit [19] of digital circuits, which for a CMOS inverter
is 36 mV at room temperature. This result was to be expected since
the condition required for oscillation of a ring oscillator with an even
number of stages (loaded with an infinite-Q tank) is that the voltage
gain of the transistor equals unity. The unity gain of a transistor op-
erating in weak inversion is obtained for a power supply of 18 mV at
room temperature [32].
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2.1.1.4 The Effect of Cgd on the Oscillation Frequency
A single stage of the inductive ring oscillator, as well as its
small-signal model with the inclusion of the gate-drain capacitance
Cgd , is shown in Fig. 12, where the symbols have the same meaning as
in Fig. 9.
Figure 12: Single stage of the inductive ring oscillator and its corresponding
small-signal model considering the effect of Cgd .
The phase shift φ between two adjacent stages of the ring oscil-
lator is given by φ = 2kpi/N , where N is the number of stages and k is
an integer. Since the node voltages in Fig. 12 are related as V2 = V1ejφ
and V3 = V2ejφ, the small-signal circuit in Fig. 12 can be redrawn as
shown in Fig. 13
Figure 13: Small-signal model equivalent to a single stage of the inductive
ring oscillator considering the effect of Cgd .
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where CT is given by
CT = C + 2Cgd −Cgd(ejφ + e−jφ) = C + 2Cgd(1− cosφ) (2.12)
Thus, the transfer function of the single stage in Fig. 13 is cal-
culated as
Iout
Iin
= − gm
gmd +GP +
1
sL + sCT
(2.13)
It is worth noting that, with the exception of the value for the
capacitance, (2.13) is identical to (2.1). In this case, the resonant fre-
quency ω0 is given by
ω20LCT = 1 (2.14)
The value of CT , which is dependent on the phase shift between
the stages, calculated from (2.12), is shown in Table 2. As can be seen,
for an even number of stages φ = pi and thus CT = C + 4Cgd .
Table 2: Equivalent capacitance CT calculated according to the number of
stages of the IRO.
N φ CT
2 pi C + 4Cgd
3 2pi/3 C + 3Cgd
4 pi C + 4Cgd
5 4pi/5 C + 3.62Cgd
6 pi C + 4Cgd
7 6pi/7 C + 3.8Cgd
2.1.2 Simulation of the IRO Topology
In order to verify the analysis presented above, steady-state
simulations with the IRO considering several numbers of stages, were
performed using the Cadence Spectre simulator and the parameters
of the IBM 130 nm technology. Each stage was built from the same
zero-VT transistor with W/L = 250 µm/0.42 µm and an inductor with
L = 100 nH and Q ≈ 8 at 500 MHz, both available in this technology.
The waveform at the gate terminal of each stage of the topology of
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Fig. 8, for N ranging from 2 to 5 is shown in Fig. 14. As expected,
the phase shifts for an IRO oscillator with 2, 3, 4, and 5 stages were pi,
2pi/3, pi, and 4pi/5, respectively. For the figure, each arrangement was
simulated for VDD = VDD,min.
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Figure 14: Simulated voltage waveforms at the gate terminal of each stage of
the IRO for N = 2, 3, 4, and 5.
A comparison between the simulated and calculated oscillation
frequencies (equation (2.14)) and minimum VDD (equation (2.10)) is
shown in Table 3. For the calculations, the transistor parameters IS , n,
and gmd were simulated following the procedure in Appendix B. The
transistor capacitances C = Cgs+Cgb+Cdb+Cjd and Cgd were extracted
via the dc operational point simulation. The peak-to-peak amplitude
(VP P ) was simulated at VDD=50 mV.
As can be seen in Table 3 the minimum VDD is obtained for an
even number of stages (with φ = pi). Additionally, for an even N , the
circuit will oscillate at the lowest frequency. The dependence of the
minimum supply voltage on the number of stages is illustrated in Fig.
15.
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Table 3: Comparison between the simulated and calculated oscillation fre-
quency (equation (2.14)) and minimum VDD (equation (2.10)). The oscillation
frequency was simulated for VDD = VDD,min.
N φ fosc VDD,min V ∗P P
simulated calculated simulated calculated simulated
2 pi 522 MHz 595 MHz 33 mV 29 mV 106 mV
3 2pi/3 835 MHz 1 GHz 48 mV 44 mV 18 mV
4 pi 522 MHz 595 MHz 33 mV 29 mV 106 mV
5 4pi/5 638 MHz 748 MHz 37 mV 32.3 mV 79 mV
6 pi 522 MHz 595 MHz 33 mV 29 mV 106 mV
7 6pi/7 595 MHz 687 MHz 35 mV 30 mV 90 mV
∗VP P simulated at VDD = 50 mV.
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Figure 15: Calculated and simulated VDD,min vs. number of stages of the IRO
using a 130 nm technology.
2.2 THE ENHANCED SWING RING OSCILLATOR - ESRO
A variation in the IRO topology able to reduce further the
VDD,min is the enhanced swing ring oscillator (ESRO) shown in Fig. 16
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Figure 16: Schematic diagram of an N-stage enhanced swing ring oscillator
(ESRO).
[35], [36] . Due to the inclusion of a second inductor L2 between each
stage, the ESRO can extend the oscillation amplitude far beyond the
supply voltage, even operating with extremely low supply voltages.
The simplified small-signal equivalent circuit of a single stage
of the ESRO is shown in Fig. 17, where RS2 represents the series re-
sistance of inductor L2, GP 1 is the parallel conductance of L1 and the
other symbols have the same meaning as in Fig. 9. In order to simplify
the mathematics, we have not taken into account the transistor capac-
itances Cgd and Cgs. However, according to the applications they can
be considered.
Figure 17: Simplified small-signal model of a single stage of the ESRO.
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2.2.1 Analysis
The transfer function of the single stage in Fig. 17 is
Vout
Vin
= − gm
sC +
(
gmd +GP 1 +
1
sL1
)
(L2Cs2 +RS2Cs+ 1)
(2.15)
which, for s = jω, becomes
Vout
Vin
= − gm
(gmd +GP 1) (1−L2Cω2) + RS2CL1
1
1 + j
(
[L1+L2+L1RS2(gmd+GP 1)]Cω2−1
(gmd+GP 1)ωL1(1−L2Cω2)+RS2Cω
)
(2.16)
The condition of loop gain equal to unity for oscillation requires
the phase shift φ between two contiguous stages to be φ = 2k/N ,
where N is the number of stages and k is an integer. Similarly to the
IRO topology, the circuit will oscillate at the frequency for which the
voltage gain is the highest, although more than one value for the phase
shift satisfies the phase condition required for oscillation, as shown
in Fig. 18. As for the first ring arrangement, for an even number of
stages, the phase shift for oscillation isφ = pi, while for an odd number
of stages φ = (N − 1)pi/N . Thus, once the number of oscillator stages
has been decided upon, the phase-shift between two contiguous stages
of the oscillator is found.
As can be seen in Fig 18, the minimum gain for starting up the
oscillator can be obtained for a phase shift φ which differs from pi, as
is the case of the IRO topology for an even number of stages. This is
due to the inclusion of a second inductor L2 between two contiguous
stages.
2.2.1.1 Frequency of Oscillation
The phase shift φ between Vout and Vin calculated from (2.16)
is
φ = pi − tan−1
(
[L1 +L2 +L1RS2 (gmd +GP 1)]Cω2 − 1
(gmd +GP 1)ωL1 (1−L2Cω2) +RS2Cω
)
(2.17)
From (2.17), considering the case of a ring oscillator with an even
number of stages (φ = pi), the oscillation frequency ω can be calcu-
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Figure 18: Magnitude and phase of the transfer function of a single stage of
the ESRO. Frequency normalized by (2.18).
lated as
ω =
1√
[L1 +L2 +L1RS2 (gmd +GP 1)]C
(2.18)
which, for lossless inductors, reduces to
ω =
1√
(L1 +L2)C
(2.19)
2.2.1.2 Minimum Transistor Gain Required for Oscillation Start-up
From (2.16), the greater-than-unity gain required to start up os-
cillations is achieved for
gm >
[
(gmd +GP 1)
(
1−L2Cω2
)
+
RS2C
L1
]√
1 + (tanφ)2 (2.20)
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since gm = (gms − gmd)/n (see Appendix A), (2.20) can be rewritten as
gms
gmd
> 1 +n
[(
1 +
GP 1
gmd
)(
1−L2Cω2
)
+
RS2C
L1gmd
]√
1 + (tanφ)2 (2.21)
Rewriting the inductor losses of L2 as a parallel conductance
GP 2 and assuming that the inductor Q is high and that the resonant
frequency can be approximated by (2.19), the transistor gain required
for oscillation (equation (2.21)) can be written as
gms
gmd
> 1 +n
[(
1 +
GP 1
gmd
)
1
1 +KL
+
GP 2
gmd
K2L
1 +KL
]√
1 + (tanφ)2 (2.22)
where KL = L2/L1.
The curves in Fig. 19 represent the minimum gain gms/gmd
calculated from (2.22) for the case in which the quality factors of
the inductors are equal, i.e. GP 1/GP 2 = L2/L1, n = 1, and the prac-
tical case of an even number of stages (φ = pi). As is clear from
Fig. 19, there is an optimum value for the L2/L1 ratio that minimizes
the ratio of the transconductances required for oscillation. The opti-
mum value for L2/L1 that minimizes the right-hand side of (2.22), for
GP 1/GP 2 = L2/L1, is
KL,opt =
L2
L1
|opt = 12
√1 + 4gmdGP 2 − 1
 (2.23)
Using (2.23) to minimize the required gain gms/gmd , we find that
gms
gmd
|opt = 1 + 2n1 +KL,opt (2.24)
2.2.1.3 Minimum Supply Voltage Required for Oscillation Start-up
We follow the same procedure used for the IRO topology to
calculate the minimum voltage. For each transistor we have the dc
values VS = VB = 0 and VG = VD = VDD . For a fixed gmd , the mini-
mum VDS (= VDD ) is reached combining the equation for the minimum
gms/gmd ratio given in (2.21) and the expression for the drain-source
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Figure 19: Minimum transistor intrinsic gain (to start up oscillations) versus
L2/L1 ratio with GP 2/gmd as a parameter. The inductors are assumed to have
equal quality factors.
voltage (VDS ) in Appendix A. Thus,
VDD =
φ2t
2IS
ngmd
[(
1 +
GP
gmd
)(
1−L2Cω2
)
+
RS2C
L1gmd
]√
1 + (tanφ)2
+φt ln
{
1 +n
[(
1 +
GP
gmd
)(
1−L2Cω2
)
+
RS2C
L1gmd
]√
1 + (tanφ)2
}
(2.25)
For an even number of stages (φ = pi) (2.25) reduces to
VDD =
φ2t
2IS
ngmd
[(
1 +
GP
gmd
)(
1−L2Cω2
)
+
RS2C
L1gmd
]
+φt ln
{
1 +n
[(
1 +
GP
gmd
)(
1−L2Cω2
)
+
RS2C
L1gmd
]}
(2.26)
Finally, the limit for the minimum supply voltage of the ESRO
topology can be calculated neglecting the losses in the inductors and
assuming that the transistor operates in weak inversion and the reso-
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nant frequency is approximated by (2.19), which yields
VDD,min = φt ln
(
1 +n
L1
L1 +L2
)
(2.27)
If L2 >> L1, the voltage gain of the transistor can be (much)
lower than unity. Thus, for high values of L2/L1 the enhanced swing
ring oscillator is capable of oscillating at supply voltages well below
the thermal voltage, as experimentally verified in Chapter 3.
2.2.2 Simulation of the ESRO Topology
The steady-state simulation of the voltage at the gate terminal
of each transistor of the ESRO topology for arrangements with N = 2,
3, 4, and 5 is shown in Fig. 20. In the simulation the devices are zero-
VT transistors with W/L = 1000 µm/0.42 µm and inductors L1 = 22
nH (Q1 ≈ 11 at 500 MHz) L2 = 100 nH (Q2 ≈ 8 at 500 MHz), available
in the IBM 130 nm technology. Each curve in Fig. 20 was obtained for
VDD = VDD,min.
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Figure 20: Simulated voltage waveforms at the gate terminal of each stage of
the ESRO with N = 2, 3, 4, and 5.
67
Figure 21 shows the calculated values for the minimum sup-
ply voltage as a function of both the number of stages and the type of
topology, IRO or ESRO, using the parameters of devices available in
a 130 nm technology. The VDD,min value for the IRO was calculated
from (2.10), while for the ESRO it was calculated from (2.25) The os-
cillation frequency of the ESRO was calculated from (2.17). For the
IRO topology, zero-VT transistors with W/L = 250 µm/0.42 µm and
L=100 nH (Q ≈8 at 500 MHz) were employed. For the ESRO, zero-
VT transistors with W/L = 1000 µm/0.42 µm, L1 = 22 nH (Q1 ≈ 11 at
500 MHz), and L2 = 100 nH (Q2 ≈ 8 at 500 MHz) were used for the
calculations. As can be readily noted, the ESRO is capable of starting
up at a VDD significantly lower than in the case of the IRO, but at the
expense of an additional inductor per stage.
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Figure 21: Calculated values for the minimum supply voltage for the starting
up of the IRO and ESRO topologies versus number of stages.
2.2.3 The Effect of the Load on the Oscillating Frequency and
Minimum Transistor Gain
For the sake of simplicity, the effect of the output load on the
behavior of the ESRO is analyzed only for the two-stage ESRO shown
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in Fig. 22 (a). It is worth noting that a two-stage ESRO is a cross-
coupled oscillator that uses an inductive coupling inductor (L2) be-
tween stages. Using the equivalent small-signal circuit of a single
stage, as shown in Fig. 22 (b), the transfer function of a single stage
considering the effect of the load is
Figure 22: (a) Schematic diagram of the two-stage ESRO; (b) Simplified small-
signal model of a single stage of the ESRO, with the load modeled as a con-
ductance Go.
Vout
Vin
= − gm(
gmd +GP 1 +
1
sL1
)
[(sC +Go) (sL2 +Rs2) + 1] + sC +Go
(2.28)
Following the same procedure adopted for calculating the os-
cillation frequency of the unloaded ESRO, and assuming φ = pi, the
oscillation frequency is
ω =
√
GoRS2 + 1
(L1 +L2)C +L1 (RS2C +L2Go) (gmd +GP 1)
(2.29)
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which reduces to
ω =
√
1
(L1 +L2)C +L1L2Gogmd
(2.30)
for negligible inductor losses. The greater-than-unity gain required
for the starting up of the oscillations is achieved for
gm > (gmd +GP 1)
(
1−L2Cω2 +GoRS2
)
+
RS2C
L1
+Go
(
1 +
L2
L1
)
(2.31)
which can be written in terms of gms and gmd as
gms
gmd
> 1 +
n
gmd
[
(gmd +GP 1)
(
1−L2Cω2 +GoRS2
)
+
RS2C
L1
+Go
(
1 +
L2
L1
)]
(2.32)
Finally, disregarding the inductor losses, assuming n=1 and
substituting (2.30) into (2.32) we find the compact expression for the
minimum transistor gain from
gms
gmd
> 2− L2C
(L1 +L2)C +L1L2Gogmd
+
Go
gmd
(
1 +
L2
L1
)
(2.33)
The effect of the output conductance Go (which represents the
load inserted by the stage following the oscillator) on both the oscil-
lation frequency (equation (2.30)) and the minimum transistor gain
(equation (2.33)) is shown in Fig. 23. Despite the strong influence of
Go on the minimum transistor gain required for oscillation, this effect
can be reduced by increasing gmd through transistor widening.
2.3 THE ENHANCED SWING COLPITTS OSCILLADOR - ESCO
This section presents the analysis and discussion of a Colpitts
oscillator valid for very low supply voltages. From the study on the
previous ring oscillators it can be concluded that a good practice for
ultra-low-voltage oscillators is the application of all the available volt-
age bias to the transistors and the boosting of the oscillation amplitude
beyond the supply rails. For ULV applications, the conventional Col-
pitts oscillator illustrated in Fig. 24 presents some limitations, which
will be discussed before analyzing the ESCO.
70
10−6 10−5 10−4 10−3
0
20
40
10
30
gm
s/
gm
d m
in
Go [A/V]
 
 
0
1
0,75
0.25
ω
/ω
0
0.5
gmd = 20 mA/V
gmd = 5 mA/V
gmd = 1 mA/V
ω/ω0
(g
ms
/g
md),min
Figure 23: Calculated oscillation frequency (equation (2.30)) normalized to
ω0 = 1/
√
(L1 +L2)C and minimum transistor gain (equation (2.33)) in terms
of the output conductance Go. L1 = 9.5 µH, L2 = 950 µH (both with Q = 80)
and C = 3 pF.
Figure 24: Conventional Colpitts oscillator.
When the voltage swing is large and the current source enters
the triode region for a fraction of the period, the voltage drop across
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the current source can be close to zero. Thus, the minimum voltage at
the source and also at the drain clips around zero volts (ground level).
Consequently, the maximum sinusoidal peak-to-peak voltage swing
at the drain cannot exceed 2VDD (supply-limited region), which is an
important drawback of the Colpitts oscillator in Fig. 24.
In order to reduce the phase noise, in some studies the tail cur-
rent source in Fig. 24 has been replaced by an inductor [41], [42], [43]
and [44]. In [45], in addition to the inclusion of a second inductor,
substrate bias is used in order to reduce the minimum VDD .
In order to circumvent the limitations of the conventional Col-
pitts oscillator, the ESCO shown in Fig. 25 was used[43], [44]. This
topology is capable of boosting the oscillation amplitude beyond the
supply rails.
Figure 25: Schematic of the ESCO and its small-signal model.
2.3.1 Analysis
The small-signal model of the ESCO is shown in Fig. 25, where
gms and gmd represent the source and drain transconductances. The
transistor capacitance Cgs is absorbed in C2. G1 and G2 model the
losses of inductors L1 and L2, respectively.
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2.3.1.1 Frequency of Oscillation
For the sake of simplicity, let us assume that the ESCO oscil-
lation frequency is independent of both the losses and the transistor
parameters. The oscillation frequency can be calculated (see Fig. 25)
as the resonance frequency of the equivalent LC tank composed of the
inductor L1 and an equivalent capacitance Ceq given by
Ceq =
C1C
′
2
C1 +C
′
2
(2.34)
where
C
′
2 = C2 −
1
ω2L2
(2.35)
is the capacitance equivalent to the L2C2−tank at the oscillation fre-
quency ω, which is such that
ω2L1Ceq = 1 (2.36)
The value of the equivalent capacitance Ceq is found from
(2.34), (2.35), and (2.36). After some algebra we have
Ceq =
(C1 +C2)kL +C1 −
√
[(C1 +C2)kL −C1]2 + 4kLC21
2
(2.37)
where kL = L2/L1. In fact, two solutions can be found for the equiva-
lent capacitance; however, only the lower capacitance, which is asso-
ciated with the higher frequency of oscillation, is possible. The reason
for this is that, for the lower oscillation frequency, the source and drain
voltages are 180o out-of-phase. Since the transistor voltage gain Vd /Vs
is positive, the loop gain will be negative at the lower frequency; thus,
the circuit cannot oscillate at the lower frequency. For the particular
case of L1 = L2, (2.37) is simplified to
Ceq = C1 +
C2
2
−C1
√
1 +
(
C2
2C1
)2
(2.38)
In order to find the requirements of the transistor parameters
for oscillation, firstly, the voltage gain from drain to source will be
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calculated.
2.3.1.2 Voltage Gain between Drain and Source Terminals
To calculate the common-gate voltage gain we can proceed as
follows. Following an inspection of the small-signal equivalent circuit
of Fig. 25 we obtain
−Vd(s)
(
G1 +
1
sL1
)
s=jω
= Vs(s)
(
G2 +
1
sL2
+ sC2
)
s=jω
(2.39)
where Vd and Vs are the small-signal voltages at the source and drain,
respectively. Assuming that the Q values of the LC tanks are high at
the frequency ω, the relationship between the source and drain volt-
ages calculated from (2.39) is
Vd
Vs
= a  −L1
L2
(
1−ω2L2C2
)
=
C2
Ceq
− L1
L2
(2.40)
The value of a, calculated from (2.37) and (2.40), is given by
a = u +
√
u2 +
L1
L2
(2.41)
where
u =
C1 +C2
2C1
− L1/L2
2
=
1
2
(
1 +
C2
C1
− L1
L2
)
(2.42)
The value of a in (2.41) is always greater than unity. Note that
for L2→∞ the value of a is
aL2→∞ = 1 +
C2
C1
(2.43)
which is the result for the conventional Colpitts oscillator. To achieve
high swing with low supply voltages, the value of a must be relatively
close to unity, i.e. C2/C1 << 1. In this case (2.41) can be approximated
as
aC2<<C1 = 1 +
C2/C1
1 +L1/L2
(2.44)
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Another interesting case is L1 = L2. In this case (2.41) reduces
to
aL1=L2 =
C2
2C1
+
√
1 +
(
C2
2C1
)2
(2.45)
which, for small capacitive ratios, C2/C1, becomes
aL1=L2  1 +
C2
2C1
(2.46)
A graphical interpretation of the voltage gain Vd /Vs can be ob-
tained as follows. Disregarding the losses of the passive devices, the
Kirchhoff’s current law (KCL) for nodes Vd and Vs, leads to equations
(2.47) and (2.48)
Vd
Vs
=
L1
L2
(
ω2C2L2 − 1
)
(2.47)
Vd
Vs
= 1 +
C2
C1
(
1− 1
ω2C2L2
)
(2.48)
These two equations, which give the relationship between the
drain and source potentials in terms of the oscillation frequency ω,
are shown in Fig. 26. As can be seen in the figure, for a specified
L1/L2 ratio the curves intersect at two points. However, as stated at
the beginning of this section, only the higher frequency, which results
in a positive Vd /Vs ratio, is a valid solution.
Having calculated the value of a, in order to calculate the mini-
mum transistor gain to start-up the oscillator, the circuit can be mod-
eled as shown in Fig. 27 [46].
2.3.1.3 Minimum Transistor Gain Required for Oscillation Start-up
For the occurrence of oscillation, the transistor must be able to
compensate the loss of the passive components. In other words, re-
flecting to the primary winding the conductance connected to the sec-
ondary winding in Fig. 27, the requirement for oscillation is written
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Figure 26: Vd /Vs ratio in terms of ω2, for the cases where L1/L2 = 0.1, 0.3,
and 1, with C2/C1=0.1.
Figure 27: ESCO with capacitive divider modeled as a transformer
as
gmsVs = gms
Vd
a
>
[
G1 + gmd +
1
a2
(G2 − agmd + gms)
]
Vd (2.49)
or equivalently
gms > agmd +
a2G1
(a− 1) +
G2
(a− 1) (2.50)
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From (2.50), the transistor gain gms/gmd can be calculated as
gms
gmd
> a+
a2
(a− 1)
G1
gmd
+
1
(a− 1)
G2
gmd
(2.51)
The curves in Fig. 28 represent the minimum gain gms/gmd cal-
culated from (2.51) for the case in which G1 = G2 = G.
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Figure 28: Minimum transistor intrinsic gain (to start up oscillations) versus
C2/C1 ratio for L1 = L2, with G/gmd as a parameter.
As is clear from Fig. 28, there is an optimum value for the volt-
age gain a that minimizes the transconductance required for oscilla-
tion. The value aopt that minimizes the right-hand side of (2.50) is
aopt = 1 +
√
G1 +G2
G1 + gmd
(2.52)
From (2.44) and (2.52), after selecting gmd , L1 and L2, the C1/C2
ratio can be determined, assuming that the quality factors of the in-
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ductors are equal, i.e. G1/G2 = L2/L1, as
C2
C1
|opt =
(
1 +
L1
L2
)3/2 √ G1/gmd
1 +G1/gmd
(2.53)
The substitution of (2.52) into (2.50) yields the optimized min-
imum value for the intrinsic gain
gms
gmd
> 1 + 2
G1
gmd
+ 2
√(
1 +
L1
L2
)(
1 +
G1
gmd
)
G1
gmd
(2.54)
From (2.54) it follows that the gain required for oscillation can
be reduced for high values of gmd and low L1/L2 ratios.
Let us now consider some particular cases of interest. For the
classical Colpitts oscillator, in which the transistor operates in satura-
tion, G2 and gmd can be neglected. Thus, (2.50) reduces to
gms >
a2G1
(a− 1) (2.55)
while (2.52) gives aopt = 2. Consequently, the source transconduc-
tance necessary for oscillation is at least 4G1. Thus, the voltage gain
gms/G1 must be greater than 4 and, from (2.46), C1 = C2, which is the
well-known result for the classical Colpitts oscillator [47]. In the hy-
pothetical case of ideal inductors (G1 = G2 = 0) it follows from (2.50)
that
gms
gmd
> a (2.56)
Thus, the open-loop gain (gms/gmd times 1/a) must be greater
than unity. It is important to note that gms/gmd , which is the intrinsic
gain of the transistor operating in the common gate topology, is al-
ways greater than unity, as is shown in eq. (A.9) in Appendix A. For
C2/C1 << 1, which is a practical implementation of the circuit, as will
be demonstrated in the next chapter, it follows from (2.44) and (2.56)
that
gms
gmd
> a = 1 +
C2/C1
1 +L1/L2
(2.57)
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2.3.1.4 Minimum Supply Voltage Required for Oscillation Start-up
Assuming, as in the previous section, the dc values VS = VB = 0
and VG = VD = VDD , for a fixed gmd , the minimum VDS (= VDD ) is
reached by combining the equation of the minimum transistor gain
gms/gmd (equation (2.54)) and the expression for the drain-source volt-
age (VDS ) in Appendix A . Thus, for G1/G2 = L2/L1
VDD =
φ2t
2IS
gmd
2 G1gmd + 2
√(
1 +
L1
L2
)(
1 +
G1
gmd
)
G1
gmd

+φt ln
1 + 2 G1gmd + 2
√(
1 +
L1
L2
)(
1 +
G1
gmd
)
G1
gmd
 (2.58)
For C2/C1 << 1, assuming, as in the previous section, that the
MOSFET operates in the subthreshold region and neglecting the losses
in the inductors, (2.44) and (2.58) can be combined to obtain the min-
imum supply voltage of the ESCO topology as
VDD,min = φt ln(a) = φt ln
(
1 +
C2/C1
1 +L1/L2
)
(2.59)
Theoretically, as (2.59) shows, the ESCO can oscillate at very
low supply voltages. In practice, however, the unavoidable losses, the
parasitic capacitance of the drain node and operation of the transis-
tor in moderate or strong inversion will contribute to increasing the
value of VDD given by (2.59). Some simulated and experimental re-
sults for the minimum supply voltage, including losses and consid-
ering the transistor operation in moderate inversion, will be given in
Section 3.
2.4 COMPARISON BETWEEN THE ULV TOPOLOGIES
In this chapter, the analysis of three oscillator topologies valid
for the ultra-low-voltage operation was presented. The main results as
well as some design characteristics are summarized in Table 4. Two of
the topologies described, the enhanced swing Colpitts oscillator and
the enhanced swing ring oscillator can operate with supply voltages
below the thermal voltage. On the other hand, the inductive ring
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oscillator is a very convenient topology for applications that require
minimum dc voltages of the order of 2kT /q (two times the thermal
voltage). The experimental and simulated results that verify the anal-
ysis developed in this section, are presented in the next chapter.
Table 4: Comparison between the IRO, ESRO and ESCO topologies.
IRO ESRO ESCO
∗VDD,min/φt ln(1 +n) ln
(
1 + nL1L1+L2
)
ln
(
1 + C2/C11+L1/L2
)
∗ωosc 1/
√
LC 1/
√
C(L1 +L2) 1/
√
CeqL1
Design
optimization
L2
L1
|opt =
1
2
(√
1 + 4gmdGP − 1
) C2C1 |opt =(
1 + L1L2
)3/2 √ G1/gmd
1+G1/gmd
Design Easiest:"ratio-
less"
design
Intermediate: L1/L2
ratio
Hardest: determine
L1/L2 and C2/C1
ratios
Area Intermediate, at
least two
inductors
Large, at least four
inductors
Intermediate, two
inductors and two
capacitors
∗Disregarding the inductor losses.
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3 ULV OSCILLATORS - DESIGN AND EXPERIMENTATION
In order to validate the analysis of the ULV oscillators intro-
duced in Chapter 2, this chapter presents the design and experimenta-
tion associated with the ESCO, IRO and ESRO topologies. To explore
the practical minimum values for the supply voltage of oscillators,
fully-integrated circuits as well as circuits using off-the-shelf devices,
were implemented.
Due to their remarkable characteristics in relation to ULV cir-
cuits (see Section 1.2), all oscillators were designed with zero-VT tran-
sistors. Two types of transistors were employed, the off-the-shelf
ALD1800A and the zero-VT transistor available in the IBM 130nm
8RF-DM integrated technology. This fabrication process, besides pro-
viding the active devices, allows the implementation of high quality
passive devices.
3.1 DESIGN OF THE ENHANCED SWING COLPITTS OSCILLA-
TOR - ESCO
In this section, two versions of the enhanced swing Colpitts os-
cillator are presented, a discrete version, using off-the-shelf inductors
and capacitors, and a fully-integrated version.
3.1.1 Design of the ESCO using Off-the-Shelf Components
In order to demonstrate the feasibility of the operation of the
ESCO with supply voltages under kT /q, an oscillator using off-the-
shelf devices with high quality inductors and capacitors was imple-
mented. In the first attempt, the ESCO was designed with ALD1800A
[48], zero-VT transistors which cost a couple of dollars per device. In
order to increase the transistor gain, the first prototype was built with
a parallel association of 24 transistors, as shown in Fig. 29 (a) and
started up from around 20 mV of supply voltage. However, due to the
lower drive capability of the association compared with the transistor
available in the 130 nm integrated process (as can be seen in Table 16
in Appendix B), and the high values of the intrinsic capacitances, it
seemed appropriate to build a second prototype around customized
transistors with large W/L in 130 nm technology.
Thus, the ESCO prototype shown in Fig. 29 (b) with a zero-VT
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(a) (b) 
Figure 29: Photograph of the discrete ESCO prototypes: (a) built with off-the-
shelf zero-VT transistor; (b) built with a customized zero-VT transistor in the
130 nm technology.
transistor in 0.13 µm CMOS technology with W/L=500x5 µm/0.42
µm was built. The main transistor parameters are shown in Appendix
B.5. The oscillator circuit, together with the values for the components
employed in the experiment, is shown in Fig. 30. The nominal induc-
tances chosen were both equal to 10 mH with quality factors of around
90. Using equation (2.38) with C1 >> C2 the approximate value for
C2 was found (≈ 440 pF) which provides an oscillation frequency of
around 110 kHz. For the experiment, we employed nominal values of
3.6, 2.0, 1.8, and 1.54 nF for C1. Transistor capacitances, measured for
VG = VD =20 mV and VS=0, are negligible when compared with C1
and C2. The quality factors of the capacitors are around than 2,000.
Passive devices were characterized at 100 kHz and their values, along
with the parasitic losses, are given in Fig. 30.
With C1 = 1.54 nF, the prototype shown in Fig. 30 oscillates at
around 108 kHz. The experimental waveform of the drain voltage is
shown in Fig. 31 for VDD= 15 mV.
Circuit simulations were run for the ESCO in order to find the
minimum supply voltage required for sustained oscillations. The val-
ues for the components are those shown in Fig. 30, except for C1 and
C2, whose values were chosen so as to keep an oscillation frequency
of the order of 110 kHz for a given C2/C1 ratio. The quality factor
of the capacitors was around 2,000. The MOS transistor, previously
described in this text, was the same for all simulations.
Figure 32 shows the simulation results for the minimum supply
voltage of the ESCO required to ensure sustained oscillations. Note
that, in this particular case, the losses of the passive components do
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Figure 30: Schematic of the ESCO with values for the passive components
characterized at 100 kHz. Values for C1 are given in the text.
Figure 31: Experimental drain voltage of the ESCO of Fig. 30 for VDD= 15
mV, C1 =1.54 nF, C2 =0.44 nF and temperature around 23◦C.
not play an important role, except for very low C2/C1 ratios, below ap-
proximately 10−2. Four experimental values, C2/C1=0.12, 0.22, 0.25,
and 0.29, represented by triangle symbols, show acceptable agree-
ment with the simulation results. Note that for C2/C1=0.12 circuit
oscillations in the circuit prototype were sustained at a supply volt-
age of only 15 mV, with the simulation indicating a supply voltage of
8 mV. The dotted line indicates the theoretical limit for operation in
weak inversion.
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Figure 32: Minimum supply voltage for sustained oscillations versus C2/C1
of the ESCO in Fig. 30. Details for the values of C1 and C2 are given in the
text.
Figure 33 illustrates the variation in the amplitude of the drain
voltage in terms of the supply voltage. The curves represent the mea-
sured and simulated values and their close proximity can be observed.
The capability of the circuit to generate oscillations when pow-
ered by a thermoelectric generator attached to a human body was ver-
ified, as can be seen in Fig. 34. Using the prototype shown in Fig. 29
(a), built with the zero-VT transistor ALD1108A and with C1 =2.6 nF,
C2 =520 pF and L1 = L2 =9.8 mH, the circuit oscillates at a dc volt-
age of 22 mV delivered by the thermoelectric generator [49] at a room
temperature of 24◦C.
3.1.2 Design of the Fully-Integrated ESCO
Based on the analysis presented in Chapter 2, a Colpitts oscil-
lator was designed for operation at 800 MHz. High-quality integrated
inductors (Q>10), with the inductances indicated in Fig. 35, were
used. The oscillator employs a wide zero-VT transistor (W/L=300x5
µm/420 nm) to provide enough drive capability to compensate for the
85
10 20 30 40 50 60 70 80 90 100
0
200
400
600
800
1000
1200
1400
1600
1800
VDD [mV]
V P
P 
[m
V]
 
 
C2/C1=0.29
C2/C1=0.12
Figure 33: Simulated (solid lines) and experimental (symbols) peak-to-peak
drain voltage versus supply voltage for C2/C1 = 0.29 and 0.12.
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Figure 34: Photograph of the ESCO powered by a thermoelectric generator
for T ≈ 24◦C.
inductor losses.
Once the inductors and transistor parameters are known, the
capacitive feedback can be readily determined from (2.53), which, in
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this design, yields an optimum capacitive ratio ≈ 0.7. From (2.36) and
(2.37), after some adjustment to account for parasitic capacitances due
to the layout, C1 and C2 values of 6 pF and 3.5 pF, respectively, were
selected.
A schematic diagram of the oscillator and the voltage buffer is
shown in Fig. 35. A tapered inverter chain was chosen for the buffer
since it presents a small capacitive load to the oscillator. In Fig. 35 the
inductor parameters (simulated at 800 MHz) and the MOSFET capac-
itances, extracted from Cadence EDA tools, are indicated. The layout
of the circuit as well as the microphotograph of the chip implemented
in the IBM 130 nm technology is shown in Fig. 36.
Cgd 
Figure 35: Schematic diagram of the fully-integrated ESCO design and the
voltage buffer. Inductors were simulated at 800 MHz.
The setup used to test the oscillator is shown in Fig. 37. As
can be seen in this figure, the circuit can oscillate at below 100 mV
of supply voltage, starting up from around 86 mV, while the calcula-
tion based on (2.58) gives a minimum supply voltage of 56 mV. The
main results obtained with the fully-integrated ESCO are summarized
in Table 5. The calculated values were taken from the simulated pa-
rameters detailed in Fig. 35, without taking into account the parasitic
elements due to the layout. The spectrum for the oscillator biased at
VDD=86 mV is shown in Fig. 38.
3.2 DESIGN OF THE INDUCTIVE RING OSCILLATOR - IRO
This section presents two fully-integrated versions of the induc-
tive ring oscillator with seven and two stages, oscillating from 53 mV
and 46 mV of supply voltage, respectively. Both circuits were imple-
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(a) 
(b) 
Figure 36: (a) Layout and (b) micrograph of the fully-integrated ESCO built
in the IBM 130 nm technology.
Table 5: Summary of the main results obtained for the fully-integrated ESCO.
Calculated
Simulated
(post layout)
Experimental
fosc 850 MHz 715 MHz 700 MHz
VDD,min 56 mV 50 mV 86 mV
mented in the IBM 130 nm process.
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Figure 37: Setup used to test the fully-integrated ESCO.
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Figure 38: Experimental spectral diagram of the fully-integrated ESCO oper-
ating with VDD = 86 mV.
3.2.1 Design of the Fully-Integrated Seven-Stage IRO
At the beginning of this study, in order to demonstrate the influ-
ence of the number of stages on the minimum supply voltage required
for start-up and on the oscillation frequency, a seven-stage IRO using
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Figure 39: Schematic diagram of the seven-stage inductive ring oscillator.
 zero-VT  transistor 
 
 Stage 1 2 3 4 5 6 7 
300 µm 0 
Figure 40: Micrograph of the seven-stage inductive ring oscillator in the 130
nm technology.
zero-VT transistors and inductors in the IBM 130 nm technology was
designed. The schematic diagram and the layout are shown in Figs.
39 and 40, respectively.
A summary of the characteristics of the zero-VT transistor
(W/L=30x5 µm/480 nm) and the inductor used in the oscillator are
given in Table 6. The inductor was chosen so that the GP value
was as low as possible within the expected frequency range (500 to
800 MHz). In Table 6, VT and gmd were obtained experimentally
employing the procedures shown in Appendix B whereas the other
parameters (capacitances and inductances) were taken from the
simulator.
Using the values shown in Table 6, the oscillation frequency cal-
culated from (2.5) is around 1 GHz, against 730 MHz obtained using
the simulator. In fact, the parasitic capacitances introduced by the lay-
out contributed to reducing the oscillation frequency to around 550
MHz, as the experimental spectral diagram in Fig. 41 shows. The
minimum voltage required to start up the oscillator obtained with the
experimental prototype was around 53 mV, against 50 mV calculated
using (2.10) and the values in Table 6.
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Table 6: Main characteristics of the inductor (at 550 MHz) and transistor
(VDD=40 mV) used in the integrated inductive ring oscillator.
Transistor Inductor
g∗md = 2.3 mA/V C = 130 pF L = 100 nH
V ∗T = 22 mV Cgd = 70 pF GP = 0.3 mA/V
* Value obtained experimentally.
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Figure 41: Spectral diagram of the seven-stage inductive ring oscillator, ob-
tained experimentally for VDD=70 mV.
In order to investigate the experimental variation in the output
voltage magnitude with a variation in the supply voltage, both the
experimental and simulation results were plotted in Fig. 42. Note
that the output voltage is normalized to its value at a supply voltage
of 100 mV. In order to measure the oscillator output by an instrument
with an input impedance of 50 Ω, a voltage buffer composed by a
triple-well transistor configured as a common-source was used. The
absolute value of the oscillation amplitude can be seen in the next
section (for the two-stage IRO design).
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Figure 42: Normalized output voltage of the fully-integrated seven-stage in-
ductive oscillator vs. supply voltage.
3.2.2 Design of the Fully-Integrated Two-Stage IRO
Based on the analysis presented in Chapter 2, a two-stage IRO
that operates with supply voltages of less than 50 mV was designed.
According to (2.8), the supply voltage is minimized when the phase
shift between contiguous stages of the oscillator is equal (or close) to
pi. Such a phase shift can be obtained with either an even number
of stages or an odd number of stages greater than 5, e.g., the seven-
stage IRO described in Section 3.2.1. From (2.10), one can see that
the minimum supply voltage has a strong dependence on the induc-
tor losses. Thus, a high-Q (Q ≈ 8) inductor at the oscillation frequency,
approximately 500 MHz, was chosen. It is then possible to calculate
(or determine through simulation) the W/L ratio of the zero-VT tran-
sistor to achieve the required capacitance for the specified oscillation
frequency. The characteristics of both the transistor and the inductor
used in each stage of the IRO are summarized in Table 7. Differences
between the simulated and experimental values for the DC current at
VDD=50 mV are mainly attributed to the difference between the nom-
inal and practical values for the threshold voltage.
Figure 43 shows the micrograph of the fully integrated two-
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Table 7: Summary of device characteristics and the main simulated and ex-
perimental results for the fully integrated two-stage IRO.
Simulated Device Characteristics IRO results
Transistor Inductor Simulated Experimental
W/L=30x6µm/0.42µm L=108 nH VDD,min=38 mV VDD,min=46 mV
VT =53 mV Q=7.9 fosc=467 MHz fosc=410 MHz
IS=75 µA fres=1.1 GHz IDC=0.14 mA IDC=0.26 mA
gmd=2.06 mA/V
*gmd and IDC were obtained at VDD= 30 mV and 50 mV, respectively.
** L was simulated at 460 MHz.
stage IRO implemented in the 130 nm technology. In order to measure
the amplitude in each oscillator phase simultaneously, a symmetrical
voltage buffer was designed. As shown in the schematic diagram in
Fig. 44, the buffer is polarized by a dc current IB. The degenerated
common-source topology of each output of the buffer maintains an
acceptable linearity for input signals of up to 300 mV peak-to-peak
with a voltage gain of -1/3 at 400 MHz.
2-Stage Inductive Ring Oscillator 
Voltage buffer 
0.7 mm 
Figure 43: Micrograph of the two-stage IRO in a 130 nm technology.
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Figure 44: Schematic diagram of the voltage buffer.
Experimental measurements were performed in both the time
and frequency domains. The experimental waveforms at each output
of the voltage buffer, which has as inputs the two phases of the in-
ductive ring oscillator were obtained using the oscilloscope Tektronix
DSA 70804C and are shown in Figure 45. This figure shows the pro-
totype oscillations at around 410 MHz when powered with a 45.3 mV
supply.
 ϕ2  ϕ1 
Figure 45: Experimental waveforms at the buffer outputs for VDD=45.3 mV.
The variation in the amplitude and frequency of the IRO oscil-
lator, in terms of the supply voltage, measured with the oscilloscope
are shown in Fig. 46. The peak oscillator voltage is around 34 mV at
VDD=50 mV.
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Figure 46: Experimental peak-to-peak output voltage and oscillation fre-
quency of the two-stage IRO versus VDD .
Figure 47 shows the oscillator under test with the spectrum an-
alyzer Agilent MXA 9020A. The spectral diagram of the signal gen-
erated by the IRO for VDD =50 mV is shown in Fig 48. The phase
noise (L(f )) measured with the application Agilent N9068A [50] was
-108 dBc/Hz for VDD = 50 mV, while for VDD = 200 mV, L(f ) = -130
dBc/Hz, both measured at ∆f = 3 MHz.
The variations in the minimum supply voltage, oscillation fre-
quency and dc power consumption (measured at VDD = VDD,min), for
five samples of the oscillator, are shown in Fig. 49. As can be seen in
the figure, the maximum variation between the five samples in terms
of VDD,min was 2 mV, whereas the frequency deviation between the
fastest and the slowest samples was less than 1%. It is worth noting
the extremely low power consumption of the oscillator (below 20 µW)
for all of the samples.
The main simulated and experimental results for the IRO are
summarized in Table 7. Despite some differences in the minimum
start-up voltage and in the oscillation frequency, the agreement be-
tween the simulated and experimental curves is quite good. Since the
main goal of this study was to design oscillators operating with very
low supply voltages for application in energy harvesting circuits, the
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Figure 47: Photograph of the oscillator being tested by the spectrum analyzer
Agilent MXA 9020A.
Figure 48: Spectral diagram of the two-stage inductive ring oscillator, ob-
tained for VDD = 50 mV.
accuracy of the oscillation frequency is not of major concern.
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Figure 49: Comparison between five samples of the fully-integrated two-stage
IRO, in relation to VDD,min, fosc and dc power consumption measured at
VDD = VDD,min.
3.3 DESIGN OF THE ENHANCED SWING RING OSCILLATOR -
ESRO
As shown in Chapter 2, due to the use of a second inductor
in each stage, the ESRO topology can boost the oscillation amplitude
beyond the supply rails even when operating with very small supply
voltages. In order to demonstrate its ULV operation, the design and
testing of the enhanced swing ring oscillator are described in this sec-
tion. Two designs, one built with off-the-shelf inductors and the sec-
ond fully-integrated, demonstrated operation at extremely low min-
imum supply voltages of 3.5 and 30 mV, respectively. The details of
each design as well as the measurements taken with the two proto-
types are given below.
3.3.1 Design of the ESRO using Off-the-Shelf Components
A prototype of a two-stage enhanced swing ring oscillator was
built with off-the-shelf inductors and zero-VT transistors with an as-
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Figure 50: The two-stage ESRO with values for the passive components char-
acterized at 1 MHz.
pect ratioW/L=300x5 µm/420 nm in the 0.13 µm CMOS process. The
oscillator circuit, along with the values for the inductor parameters
characterized at 1 MHz, are shown in Fig. 50.
Figure 51 shows the voltage at each output of the oscillator os-
cillating at around 1.1 MHz for supply voltage of 3.7 mV and 4.7 mV.
Note the extremely high swing voltages at the outputs. The different
magnitudes of the outputs are a consequence of the mismatch between
inductors.
Figure 52 illustrates the variation in the amplitude of the gate
voltage in terms of the supply voltage. The curves that represent the
measured values are very close to those obtained for the simulated
values. Simulation results in this paper were run in Spectre, the circuit
simulator of Cadence.
Figure 53 shows a picture of the discrete prototype of the en-
hanced swing ring oscillator. In this experiment, the minimum start-
up supply voltage was around 3.5 mV. It is interesting to note that the
each output of the oscillator was loaded by an oscilloscope probe with
R=1MΩ and C=2pF .
3.3.2 Design of the Fully-Integrated ESRO
Using the theoretical analysis detailed in Section 2, we de-
signed a fully-integrated cross-coupled ESRO able to operate with
supply voltages of around 30 mV. The inductors were designed so
as to achieve a relatively high KL= L2/L1 ratio (around 4), in order
to reduce the gms/gmd ratio (see equation (2.24)) and, consequently,
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Figure 51: Experimental gate voltages of the two-stage ESRO with the param-
eter inductors given in Fig 50. (a) VDD = 3.7 mV, (b) VDD = 4.7 mV.
the minimum VDD required for oscillation. Both inductors were also
designed for a relatively high quality factor Q (around 8 at 400 MHz),
which is close to the maximum value reached in the technology under
consideration.
The theoretical optimum gmd was determined from (2.23), re-
sulting in a value of around 13 mA/V after taking into account the
inductor parameters in Table 8. In view of both the lack of accu-
rate modeling for hand analysis and the parasitic elements due to the
physical layout, we resorted to some fine-tuning through simulation.
Subsequently, the aspect ratio W/L of the transistor was found to be
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Figure 52: Simulated (dotted line) and experimental (solid line) peak-to-peak
gate voltage vs. supply voltage of the two-stage ESRO.
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Figure 53: Picture showing the discrete prototype of the enhanced swing ring
oscillator and test equipment.
25x20 µm/420 nm for the starting up of oscillations at the lowest sup-
ply voltage.
A summary of the characteristics of the components of each
stage of the ESRO is given in Table 8. As can be seen, the measure-
ments and the simulated results for the ESRO match very closely. Fig-
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Table 8: Summary of device characteristics and the main simulated and ex-
perimental results for the fully integrated ESRO design.
Simulated Device Characteristics ESRO results
Transistor Inductor L1 Inductor L2 Simulated Experimental
W/L=25x20µm/0.42µm L1=19 nH L2=80 nH VDD,min=29 mV VDD,min=30 mV
VT =46 mV Q1=8.7 Q2=7.9 fosc=410 MHz fosc=340 MHz
IS=225 µA fres1=6.2 GHz fres2=1.2 GHz IDC=0.72 mA IDC=0.86 mA
gmd=7 mA/V
*gmd and IDC were obtained at VDD= 30 mV and 50 mV, respectively.
** L1 and L2 were simulated at 400 MHz.
ure 54 shows the micrograph of the ESRO implemented in the 130 nm
technology. In order to measure the two oscillator phases of the ESRO,
again the voltage buffer shown in Fig. 44 was used.
In order to characterize the fully-integrated ESRO, the same
setup used to measure the fully-integrated two-stage IRO in the time
and frequency domains was applied. Figure 55 shows the waveforms
at the buffer outputs. Despite the somewhat different amplitudes of
the waveforms, a remarkable feature of this circuit is that it oscillates
at around 340 MHz from a supply voltage as low as 30 mV.
The variations in the amplitude and frequency of the ESRO in
terms of the supply voltage are illustrated in Fig. 56. For VDD=50 mV
the oscillator output peak voltage is around 145 mV. The minimum
supply voltage for the starting up of oscillations is 30 mV at room
temperature.
The measured spectral diagram of the signal generated by the
fully-integrated ESRO for VDD = 30 mV is shown in Fig 57. Assuming
an offset frequency (∆f ) of 3 MHz, the values for the oscillator phase-
noise were -103 and -131 dBc/Hz for supply voltages of 30 and 100
mV, respectively.
3.4 COMPARISON BETWEEN THE DESIGNED CIRCUITS
Table 9 summarizes the main characteristics and results ob-
tained with the implementation of the oscillators. It is interesting to
note that, for both the ESRO and the ESCO, low ratios between the val-
ues for the energy storage devices, both capacitors and inductors, can
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Figure 54: Micrograph of the two-stage ESRO in the 130 nm technology.
lead to very low VDD,min, which is feasible with discrete components,
but can be hard to achieve in integrated implementations.
To the best of our knowledge, the minimum supply voltages
for the operation of the ESRO achieved in this study are the lowest
reported to date for running either a fully integrated or an off-the-
shelf oscillator. In Chapter 5, the remarkable characteristics of the
ESRO operating from extremely low supply voltages will be applied
to control charge pump circuits allowing the DC-DC boost conversion
from very low voltage sources.
The experimental characteristics of the zero-VT transistors em-
ployed in the ULV oscillators are described in Appendix B.5.
Table 10 shows a comparison between some state-of-the-art os-
cillators and the fully-integrated two-stage IRO and ESRO designs.
Despite the fact that the main motivation for this study is related to
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Figure 55: Waveforms at the output of the voltage buffer in which the inputs
are the two phases of the ESRO, for VDD=32 mV.
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Figure 56: Experimental peak-to-peak output voltage and frequency of the
two-stage ESRO in terms of VDD .
energy harvesting, the data in the table show that the oscillators de-
signed in this study present a remarkably low power consumption
with acceptable phase noise characteristics, opening up new oppor-
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Figure 57: Spectral diagram of the two-stage ESRO for VDD = 30 mV.
tunities for extremely low power RF applications.
In the table, the figure of merit (FoM), [44], is
FoM = 20log
(
fosc
∆f
)
− 10log
( PDC
1mW
)
−L (f ) (3.1)
where ∆f is the offset frequency.
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Table 9: Comparison between the ULV oscillators designed in this study.
Devices Exp. Results
W/L=500x5µm/0.42µm VDD,min=15 mV
ESCO L1=9.8 mH L2=9.8 mH fosc=110 kHz
off-the-Shelf Q1 ≈ 90 Q2 ≈ 90 VP =320 mV
C1=1.54 nF C2=440 pF
*L simul. at 100 kHz; VP meas. at VDD=20 mV.
W/L=300x5µm/0.42µm VDD,min=86 mV
ESCO L1=13.6 nH L2=24.2 nH fosc=706 MHz
Fully-Integrated Q1 ≈ 13.9 Q2 ≈ 13.3 IDC=3 mA
C1=6 pF C2=3.5 pF
*L simul. at 800 MHz; IDC meas. at VDD=100 mV
IRO 7-Stage W/L=30x5µm/0.48µm VDD,min=53 mV
Fully-Integrated L=100 nH Q ≈8 fosc=550 MHz
*L simul. at 550 MHz.
W/L=30x6µm/0.42µm VDD,min=46 mV
IRO 2-Stage L=108 nH Q ≈7.9 fosc=410 MHz
Fully-Integrated VP =34 mV
IDC=0.26 mA
*L simul. at 460 MHz; VP , IDC meas. at VDD=50 mV
W/L=300x5µm/0.42µm VDD,min=3.5 mV
ESRO L1=4.6 µH L2=1.2 mH fosc=1.1 MHz
Off-the-Shelf Q1 ≈ 55 Q2 ≈ 60 VP =720 mV
*L simul. at 1 MHz; VP meas. at VDD=20 mV
W/L=25x20µm/0.42µm VDD,min=30 mV
ESRO L1=19 nH L2=80 nH fosc=340 MHz
Fully-Integrated Q1 ≈ 8.7 Q2 ≈ 7.9 VP =145 mV
IDC=0.86 mA
*L simul. at 400 MHz; VP , IDC meas. at VDD=50 mV.
105
Table 10: Comparison between oscillators designed in this study and state-of-
the-art oscillators.
Ref. VDD,min PDC L(f )∗ Tech. Freq. FoM
[41] 0.5 V 0.6 mW -119 0.18 µm 3.8 GHz 193
[44] 0.4 V 1.92 mW -132 0.13 µm 4.9 GHz 193
[51] 1 V 4.2 mW -127 0.13 µm 5.25
GHz
195
[52] 1 V 1.3 mW -132 0.13 µm 4.9 GHz 196
IRO at
VDD = 50mV
50 mV 12.8 µW -108 0.13 µm 405
MHz
169.5
ESRO at
VDD = 30mV
30 mV 15 µW -103.5 0.13 µm 340
MHz
162
ESRO at
VDD = 0.1V
0.1 V 244 µW -131 0.13 µm 323
MHz
181.6
∗L(f ) measured at ∆f =3 MHz, except in [41] and [51] where L(f ) was measured at
∆f =1 MHz.
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4 ULV STEP-UP CONVERTERS
In the previous chapters, the theory and the experimental
results that support the operation of oscillators operating from ex-
tremely low voltage supplies have been presented without considering
the main application of this thesis. In this chapter, the analysis of a
ULV charge pump which, working together with the oscillators pre-
sented in Section 2, can boost voltages as low as the thermal voltage
kT /q to the higher voltage levels (VDD >500 mV) required to supply
current electronic circuitry is described.
After a brief review of some ULV DC-DC converters, the topol-
ogy proposed herein, which is based on the Dickson charge pump, is
introduced. The mathematics of a circuit that operates down to ex-
tremely low voltages with expressions for the output voltage, power
converter efficiency and input resistance is presented in the next sec-
tions.
4.1 ULV STEP-UP TOPOLOGIES
Converting input voltages of the order of the thermal voltage
to dc voltages in the range of 0.5-1.0 V, typically required to power
current electronic circuitry, is not an easy task. This is mainly because
for supply voltages below 100 mV it is extremely difficult to generate
oscillatory signals and simultaneously deal with the losses caused by
the boost stage. In the past decade, in an attempt to reduce the mini-
mum voltage required to start up the converter, many researchers have
presented solutions employing topologies based on charge pumps or
inductive boost (Fig. 58), or a combination of the two (Fig. 59).
The inductive boost converter topology shown in Fig. 58 (a) is
widely used for voltage boosting because of its reasonable efficiency.
However, for ULV applications, due to the low ratio of the ON current
to the OFF current for low values of the peak-to-peak gate signals, the
minimum operation voltage has been higher than 100 mV [53]. Also,
the passive losses have a strong negative influence on the circuit per-
formance. In fact, all of the fully-integrated inductive boost converters
operate with at least 1 V of voltage supply [54], [55].
Another design challenge of the inductive boost topology oper-
ating under 100 mV is that for large transformation ratios (Vout/Vin),
the duty-cycle must be extremely high. As an example, from the ba-
sics of the circuit [56], considering a continuous operating mode and
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Figure 58: DC-DC converter topologies for ULV conversion. (a) inductive
boost, (b) Fibonacci charge pump (c) Dickson charge pump.
a hypothetical lossless system, the duty-cycle D (ratio ton/tof f ) of the
clock generator in Fig. 58 (a) is calculated as
D = 1− Vin
Vout
(4.1)
resulting in D = 0.95 for values of Vin=50 mV and Vout=1 V, increas-
ing the complexity of the control circuit and the quality requirements
of the inductor and the switches. For similar reasons, the switched
capacitor converters, such as the Fibonacci converter [57] shown in
Fig. 58 (b), have not been used for ULV applications, with huge losses
originating from the large number of stages and switches required.
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Figure 59: Hybrid topology composed of a charge pump and an inductive
boost converter.
On the other hand, charge pump converters based on the topol-
ogy introduced by John Dickson [58] have been employed in a wide
variety of applications, even in the energy scavenging field. In fact,
as has been demonstrated recently, the charge pump shown in Fig.
58(c) can operate from DC voltages below 100 mV even with clock
signal amplitudes of the same order [10], [59]. However, the volt-
age drop across the diodes, particularly for a multiple-stage charge
pump, which is required to elevate ULV references, adversely affects
the efficiency and mitigates the output current, limiting the applica-
tion of the topology to a start-up block in ULV applications. Despite
the considerable efforts made over the past decade to improve the cir-
cuit efficiency, as demonstrated in [60] and [61], the applicability of
the improvements achieved has not yet been demonstrated for ULV
references.
The solution used to obtain high efficiency in the voltage con-
version and a reduced start-up voltage has been the use of hybrid
topologies: charge pump for the start-up and inductive boost for the
permanent regime [10], [59], [62]. However, besides increasing the
area and the number of off-chip components, the use of a second topol-
ogy considerably increases the system complexity.
In the next sections, an analysis of the Dickson charge pump
based on physical diode parameters, which allows us to explore the
ULV design space of the converter, is described.
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4.2 MODEL OF THE ULV DICKSON CHARGE PUMP
The basic operation of a charge pump can be understood with
the help of the basic voltage doubler shown in Fig. 60 (a). During
phase φ1, switches S1 and S3 are “on”, and capacitor C1 is charged
with C1VDD . During phase φ2, only S2 is “on” and, ideally, Vout =
2VDD . Considering the case in which a capacitor C2 is a load, as shown
in Fig. 60 (b), C1 will share the stored charge with C2, and Vout =
2VDDC1/(C1 +C2). After a few cycles, some charge will be transferred
to C2 and ideally, Vout  2VDD .
Figure 60: Basic voltage doubler [63].
A practical implementation of the multiplier shown in Fig. 60
is the Dickson charge pump (Fig. 61). For steady-state operation,
assuming as an initial approximation that the forward voltage drop
across each diode is the same, as shown in Fig. 61, the output voltage
is given [58], [64] by
Vout,ideal = Vin + (N − 1)2VP −NVd (4.2)
whereN is the number of diodes, Vd is the diode forward voltage drop
and VP is the peak voltage of Vφ.
Despite the result obtained in (4.2) gives us some idea regard-
ing the converter output voltage, the conventional approach involving
a constant diode forward voltage for the Dickson charge pump is not
applicable for ULV operation since (4.2) does not provide any infor-
mation on the dependence of Vd on the diode parameters and load
current. Thus, in order to analyze the Dickson converter down to in-
put voltages of the order of the thermal voltage kT /q or even less, a
converter model, which includes both the load current and the more
realistic exponential current-voltage characteristic of the diode, is in-
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Figure 61: Dickson charge pump with the indication of the nodal voltages.
troduced herein.
4.2.1 The Output Voltage of the Dickson Converter
A schematic of the Dickson charge pump with the voltage wave-
form across the diodes considering steady-state operation is shown in
Fig. 62. The voltage waveforms across D1 and DN differ from those
across the intermediate diodes since one of the terminals of both the
leftmost and rightmost diodes is connected to the dc nodes (Vin and
Vout , respectively). For this reason, the forward voltage drops across
D1 andDN are the same (Vd1 = VdN ). For the other diodes, the forward
voltage drop across them will be the same (Vd2 = . . . = VdN−1). Thus,
the dc output voltage of the converter is
Vout = Vin + (N − 1)2VP − 2Vd1 − (N − 2)Vd2 (4.3)
In order to calculate Vd1 and Vd2, as in [25], [65], let us consider
the steady-state operation and that both the output voltage and the
load current are constants. Also, the diode is modeled by the Shockley
equation (4.4), which can be applied to the MOSFET connected as a
diode operating in weak inversion [25]. The diode current ID is given
by
ID = Isat
(
eVD /nφt − 1
)
(4.4)
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Figure 62: Dickson charge pump with the diode forward voltage drop indi-
cated.
where Isat is the diode saturation current, n is the diode ideality factor
and VD is the voltage across the diode. For the sake of simplicity, Vφ
is considered as a square signal with amplitude VP , as shown in Fig.
62. The average value of the diode current over a complete cycle of
the oscillating signal is equal to the load current, IL, i.e. [25]
IL =
∫ T
2
− T2
IDdt (4.5)
assuming that in steady-state operation the capacitor values are suf-
ficiently high to keep the voltages at each node almost constant over
each half-cycle, and thus the forward voltage drops Vd1 and Vd2 are
calculated respectively, as(
1 +
IL
Isat
)
T =
∫ 0
− T2
e
Vd1
nφt dt +
∫ T
2
0
e
Vd1−2VP
nφt dt (4.6)
(
1 +
IL
Isat
)
T =
∫ 0
− T2
e
Vd2
nφt dt +
∫ T
2
0
e
Vd2−4VP
nφt dt (4.7)
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resulting in
Vd1 = VP −nφt ln
[
cosh(VP /nφt)
1 + IL/Isat
]
(4.8)
Vd2 = 2VP −nφt ln
[
cosh(2VP /nφt)
1 + IL/Isat
]
(4.9)
Substituting the result of (4.8) and (4.9) in (4.3), the converter
output becomes
Vout = Vin + 2nφt ln
[
cosh(VP /nφt)
1 + IL/Isat
]
+ (N − 2)nφt ln
[
cosh(2VP /nφt)
1 + IL/Isat
]
(4.10)
Simulations using the exponential diode model, performed
with the Agilent ADS simulator, confirm the accuracy of (4.10). A
comparison between the calculated and simulated output voltages,
in terms of the normalized load current IL/Isat , is plotted in Fig. 63
with number of stages ranging from 2 to 10. In this figure Vin=30 mV,
VP=90 mV, φt=25.7 mV, and the parameters of the diodes are Isat=40
µA, and n=1.
4.2.2 The Power Converter Efficiency - PCE
The P CE of the Dickson charge pump is the output power Pout
divided by the input power Pin. The latter is the sum of the output
power and the power loss Ploss due to the diodes [25]. Recalling that
the voltage waveform across D1 and DN differ from those across the
intermediate diodes (see Fig. 62), the power loss across the diodes will
be Pd1 = PdN and Pd2 = ... = PdN−1. In order to find Ploss we need to
calculate Pd1 and Pd2.
The power loss in D1 is given by
Pd1 =
1
T
∫ T
2
− T2
VD1ID1dt =
1
T
∫ T
2
− T2
VD1Isat
(
eVD1/nφt − 1
)
dt (4.11)
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Figure 63: Calculated (solid line) and simulated (symbols) output voltage
(Vout) vs. the load current normalized to the saturation current (IL/Isat), for
N ranging from 2 to 10, Vin=30 mV and VP =90 mV.
and considering the waveform of VD1 (shown in Fig. 62) results in
Pd1 =
1
T
∫ 0
− T2
Vd1Isat
(
e
Vd1
nφt − 1
)
dt +
1
T
∫ T
2
0
(Vd1 − 2VP ) Isat
(
e
Vd1−2VP
nφt − 1
)
dt
(4.12)
Assuming Vx = Vd1 −VP , (4.12) can be re-written as
Pd1 =
1
T
∫ 0
− T2
(Vx +VP ) Isat
(
e
Vx+VP
nφt − 1
)
dt +
1
T
∫ T
2
0
(Vx −VP ) Isat
(
e
Vx−VP
nφt − 1
)
dt
(4.13)
The solution of (4.13) is
Pd1 = −IsatVx + Isat2 e
Vx
nφt
[
Vx
(
e
VP
nφt + e
−VP
nφt
)
+VP
(
e
VP
nφt − e
−VP
nφt
)]
(4.14)
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Pd1 = −IsatVx + Isate
Vx
nφt
[
Vx cosh
(
VP
nφt
)
+VP sinh
(
VP
nφt
)]
(4.15)
From (4.8), the exponential term eVx/nφt can be written as
e
Vx
nφt = e
Vd1−VP
nφt =
1 + IL/Isat
cosh(VP /nφt)
(4.16)
which, inserted into (4.15) gives
Pd1 = IL (Vd1 −VP ) + (Isat + IL)VP tanh
(
VP
nφt
)
(4.17)
Combining (4.8) with (4.17) results in
Pd1 = (Isat + IL)VP tanh
(
VP
nφt
)
− ILnφt ln
[
cosh(VP /nφt)
1 + IL/Isat
]
(4.18)
Following the same procedure to obtain (4.18), the power loss
in D2 is
Pd2 = (Isat + IL)2VP tanh
(
2VP
nφt
)
− ILnφt ln
[
cosh(2VP /nφt)
1 + IL/Isat
]
(4.19)
Since the total power loss, Ploss, due the diodes is 2Pd1 + (N −
2)Pd2, the total input power Pin is calculated as
Pin = Pout + Ploss (4.20)
Pin = ILVout + (Isat + IL)2VP tanh
(
VP
nφt
)
− 2ILnφt ln
[
cosh(VP /nφt)
1 + IL/Isat
]
+(N − 2)(Isat + IL)2VP tanh
(
2VP
nφt
)
− (N − 2) ILnφt ln
[
cosh(2VP /nφt)
1 + IL/Isat
]
(4.21)
The substitution of (4.10) in (4.21) results in
Pin = ILVin + (Isat + IL)2VP
[
tanh
(
VP
nφt
)
+ (N − 2)tanh
(
2VP
nφt
)]
(4.22)
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A comparison between the values for the calculated (4.22) and
simulated (using ADS simulator) input power in Fig. 64 verifies the
accuracy of the model developed
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Figure 64: Calculated (line) and simulated (symbols) input power (Pin) vs. the
load current normalized to the saturation current (IL/Isat), for N = 3, 5 and 7,
Vin=30 mV, VP =90 mV and nφt=25.7 mV.
Finally, from (4.22), the power converter efficiency can be cal-
culated as
P CE =
Pout
Pin
=
Pout
Pout + Ploss
P CE =
Vin + 2nφt ln
[ cosh(VP /nφt)
1+IL/Isat
]
+ (N − 2)nφt ln
[ cosh(2VP /nφt)
1+IL/Isat
]
Vin +
(
1 + IsatIL
)
2VP
[
tanh
(
VP
nφt
)
+ (N − 2)tanh
(
2VP
nφt
)] (4.23)
Figure 65 shows of the theoretical P CE (from equation (4.23))
in terms of the normalized load current IL/Isat and the amplitude VP .
As can be seen in the graphs, the power converter efficiency is strongly
dependent on the load current and the amplitude of the signal. Also,
we can note that for a given load current, the converter efficiency can
be optimized according to the diode saturation current value.
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Figure 65: Theoretical (from equation (4.23)) P CE forN ranging from 2 to 10:
(a) in terms of IL/Isat for Isat = 40 µA, Vin=50 mV and VP =2Vin; (b) in terms
of VP for Isat= 40 µA, and IL = 2Isat , and VP = 2Vin. In both graphs nφt=25.7
mV.
4.2.3 The Equivalence between Square and Sine Signals
In the context of this study, where the converter will operate
from an LC oscillator, it is convenient to adapt the model of the Dick-
son converter, obtained considering a square signal, for use with a sine
wave signal. Taking the equivalence between a square wave of magni-
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tude VP and a sine wave of amplitude VA, demonstrated in [25], where
I0(VA/nφt) = cosh(VP /nφt) (4.24)
we can rewrite the Dickson models for the output voltage, input power
and power converter efficiency for a sine wave as
Vout = Vin + 2nφt ln
[
I0 (VA/nφt)
1 + IL/Isat
]
+ (N − 2)nφt ln
[
I0 (2VA/nφt)
1 + IL/Isat
]
(4.25)
Pin = ILVin + (Isat + IL)2VA
[
I1 (VA/nφt)
I0 (VA/nφt)
+ (N − 2) I1 (2VA/nφt)
I0 (2VA/nφt)
]
(4.26)
P CE =
Vin + 2nφt ln
[
I0(VA/nφt)
1+IL/Isat
]
+ (N − 2)nφt ln
[
I0(2VA/nφt)
1+IL/Isat
]
Vin +
(
1 + IsatIL
)
2VA
[
I1(VA/nφt)
I0(VA/nφt)
+ (N − 2) I1(2VA/nφt)I0(2VA/nφt)
] (4.27)
where I0(z) and I1(z) are the modified Bessel functions of the first kind,
of order zero and one, respectively.
4.2.4 The Input Resistance of the Charge Pump
For design purposes, it is worth calculating the equivalent re-
sistance seen by the oscillator Rin,cp. Thus, for a sine wave oscillator,
disregarding the term related to the dc input voltage (Vin=0) in (4.26),
according to the model shown in Fig. 66 Rin,cp can be expressed as
Rin,cp =
2V 2A
P ∗in
Rin,cp =
V 2A
(Isat + IL)VA
[
I1(VA/nφt)
I0(VA/nφt)
+ (N − 2) I1(2VA/nφt)I0(2VA/nφt)
] (4.28)
where P ∗in is the power delivered by the oscillator.
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Figure 66: Model of the equivalent resistance of the charge pump seen by the
oscillator.
4.3 DESIGN METHODOLOGY - DETERMINATION OF N AND
ISAT
Once the equations for the output voltage and the power con-
verter efficiency have been derived, the values of N and Isat which
minimize the losses of the converter can be found. As shown in Fig.
67, for a specified output voltage and load current (eg. Vout=1V and
IL=1µA), there is an optimum number of stages that minimizes the
converter losses and thus improves the converter efficiency. For this
optimum N value, the value of Isat such that Vout=1V is found. In Fig.
67, the ideality factor that fits the Shockley equation is n = 1.4, a value
obtained with the zero-VT transistor employed as a diode, as will be
seen in the next section. For the example of Fig. 67 where the specifi-
cation is Vout =1V and IL = 1µA, the highest P CE value (P CE = 29.7%)
is obtained for N=11 and Isat =400 nA.
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ciency (eq. (4.27)) in terms of the diode saturation current Isat , for numbers
of stages of 9, 11 and 13. φt=25.7 mV.
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5 DESIGN OF AND EXPERIMENTATION WITH THE ULV STEP-
UP CONVERTERS
Based on the theoretical analysis of both the oscillators and
the charge pumps operating at extremely low voltages, this chapter
presents the design, implementation and testing of a three prototypes
of a step-up converter: fully-integrated; integrated with external in-
ductors; and discrete. The goal was to boost voltage levels of the order
of, or lower than, kT /q.
The architecture of the step-up converters designed is shown
in Fig. 68. Due to the remarkable characteristics of the enhanced
swing ring oscillator, that is, (i) oscillating even when powered with
very low supply voltages, (ii) boosting the output magnitude and (iii)
generating two complementary phases, this topology was chosen to
provide the ac signals required for the operation of the charge pump.
In order to reduce the voltage drop across the diodes, high
drive capability diodes were employed, using diode-connected zero-
VT transistors or Schottky diodes for the off-the-shelf design. The
characteristics of each design will be described in this chapter. It
should be noted that the oscillator and the converter in Fig. 68 are
powered from the same source.
Using the measurement setup shown in Fig. 69, composed of
the Keithley SourceMeter 2450, used for the power supply and to mea-
sure the dc current consumption of the circuits (IDC), and the Keith-
ley current source 6221, employed to emulate a load current (IL), the
converter output voltage and the input/output power were measured.
Figure 68: The proposed step-up ULV topology.
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Figure 69: Setup employed to measure the characteristics of the step-up con-
verters.
In order to measure the dc voltage at the converter output, the high-
impedance voltmeter Agilent 34411A was used. For some of the mea-
surements taken with the oscilloscope, each measured terminal under
test was loaded by an oscilloscope probe with R = 10 MΩ and C= 3.3
pF.
The methodology to design the ULV step-up converters is based
on the simplified flowchart shown in Fig. 70. From a specified os-
cillation frequency, the inductors can be initially selected in order to
present a high L2/L1 ratio (at least 3) and at the same time provide
the highest quality factor (for that frequency). With the aid of (2.23),
the initial value of the transistor gmd , and thus the W/L ratio, can be
found. With the value for the oscillator peak voltage (obtained by
simulation or experimentally), from the specifications for the output
voltage and load current, it is possible to find the best pair (number of
stages of the charge pump and the diode saturation current) that min-
imizes the converter losses. To adjust the specifications of frequency
and minimum start-up voltage, some interaction may be necessary in
order to define the oscillator transistor aspect ratio and the value for
the inductors. Also, due to the oscillator peak-amplitude being de-
pendent on the equivalent load inserted by the converter, some inter-
actions are necessary in order to define the W/L ratio of the transistor
connected as a diode.
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VA VA 
VA 
VA   Is there a significant change in the VA value after 
connecting the oscillator to the charge pump? 
  Design the circuit layout in the case of an 
integrated version.    
  Find the best gmd value and the W/L ratio 
  Are the minimum oscillator star-up voltage and 
frequency deviation acceptable? 
  From Isat, find the W/L ratio of the transistor 
connected as a diode 
  Are the VDD,min and Vout  acceptable? 
  Is there significant degradation in VDD,min and 
Vout after the layout? 
Figure 70: Flowchart used to design the ULV step-up converters.
5.1 THE IMPLEMENTED CHIP
In order to verify the voltage limits of the topology in an inte-
grated version, the chip shown in Fig. 71 was designed in the IBM 130
nm CMOS technology. Two designs were implemented in the same
chip: a fully-integrated one, built with inductors available in the tech-
nology, and another using external high-Q inductors. As indicated
in Fig. 71, the implemented blocks in the chip are a fully-integrated
ESRO, an eleven-stage Dickson charge pump, a pair of zero-VT tran-
sistors to be used in the external inductors-based design, a buffer to
take the oscillator outputs and a voltage limiter to protect the diodes
of the converter against over voltages.
In order to save chip area, the strategy adopted was the sharing
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Figure 71: Micrograph of the chip implemented in the 130 nm technology.
of some blocks common to the two designs, such as the voltage limiter
and the oscillator voltage buffer. Because of the similar specifications
(as will be demonstrated in this chapter), the same 11-stage charge
pump was employed in both designs. Thus, to test the two step-up
converters, some blocks were connected externally.
5.2 THE FULLY-INTEGRATED CONVERTER DESIGN
Using the IBM 130 nm CMOS technology, the fully integrated
step-up converter topology shown in Fig. 72 was designed and imple-
mented. The main design goal was to generate a dc output of 1V at a
current consumption of 1 µA with the minimum input dc voltage.
The design methodology followed the flowchart in Fig. 70. As
regards the oscillator design, the inductors were designed to achieve
a relatively high KL = L2/L1 ratio (L1 = 18 nH and L2 = 66 nH), in
order to reduce the minimum VDD required for oscillation. Both in-
ductors have a quality factorQ of around 8 at 500 MHz, which is close
to the maximum value reached in the technology under consideration
for that frequency. After the definition of the value for the inductors, a
starting point for the calculation of the zero-VT transistor aspect ratio
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Figure 72: Schematic diagram of the fully-integrated step-up converter im-
plemented with zero-VT transistors.
is equation (2.23), which gives the gmd value of the transistor that min-
imizes VDD . Considering also the specified oscillation frequency, the
W/L ratio of the zero-VT transistor must be calculated (or determined
through simulation) to achieve the capacitance required to maintain
the operation frequency. After some fine tuning by simulation the
W/L ratio was 500 µm/0.42 µm.
The charge pump parameters were defined from the efficiency
criteria presented in Section 4.3. As shown in Fig. 67, considering
the above-mentioned specifications (Vout=1 V and IL=1 µA), for a sine
wave signal with an amplitude of 107 mV (simulated amplitude gen-
erated by the oscillator), the best number of stages is 11, with an ideal
diode saturation current value of around 400 nA. Thus, considering
the zero-VT transistor connected as a diode, as shown in Fig. 72, after
some tuning by simulation, the transistor aspect ratio that matches the
requirements for the output voltage and load current was W/L= 4.2
µm/0.42 µm, with Isat = 550 nA. The ID vs. VD curve for the transistor
operating as a diode is shown in Appendix B. The device characteris-
tics of the fully integrated step-up converter design are summarized
in Table 11.
The calculated efficiency of the designed Dickson converter in
terms of the peak oscillator amplitude for IL ranging from 0.1 µA to 1
mA, is shown in Fig. 73. As can be seen in the graph, for VA < 200 mV
the maximum efficiency is around 50%.
The layout of the ESRO and the eleven-stage Dickson charge
pump, both designed in the IBM 130 nm technology, are shown in
Fig. 74. As can be seen, wide metal lines were used in order to reduce
the ohmic losses of the designed circuits.
For the fully integrated prototype shown in Fig. 71, the values
for the dependence of the converter output voltage (Vout), the output
power (Pout) and the power converter efficiency (P CE) on the supply
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Figure 73: Calculated, from (4.27), P CE of the implemented eleven-stage
Dickson converter (N = 11; Isat=550 nA) in terms of the peak amplitude, for
IL ranging from 0.1 µA to 1 mA.
voltage (Vin = VDD ) were experimentally determined for the load cur-
rent ranging from 10 nA to 5µA, as shown in Fig. 75.
Operating at a frequency of around 550 MHz, the fully-
integrated prototype can start up from 73 mV of VDD , generating
around 400 mV at the output. As shown in Fig. 75, the target specifi-
cation of 1V of output voltage and 1 µA of load current is obtained at
VDD = 86 mV.
From the curves in Fig. 75 (b) it is shown that, even when built
with quality-factor inductors of around 8, the circuit can provide 5
µW at the output for an input voltage of around 108 mV.
The experimental and calculated Vout vs. IL characteristics of
the eleven-stage Dickson converter (considering only the charge pump
without the oscillator) is shown in Fig. 76. To obtain the experimen-
tal points, the pulse pattern generator HP 81130A was used, which
provided the two complementary square signals, with 50 MHz and
peak amplitude VP = 2 ∗ VDD , for VDD of 25, 30 and 35 mV. The ex-
perimental waveforms of the signal provided by the pattern genera-
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Figure 74: (a) Layout of the ESRO oscillator; (b) Layout of the eleven-stage
Dickson converter, both designed in the 130 nm technology.
tor are shown in Fig. 76. The differences between the simulated and
experimental results can be attributed to the mismatch between the
Shockley diode model, assumed in the calculations, and the zero-VT
transistor behavior operating as a diode.
5.3 THE CONVERTER DESIGN WITH EXTERNAL INDUCTORS
In order to decrease the minimum VDD of the circuit shown in
Fig. 72, to increase the output power capability and the converter
efficiency, a second step-up converter was designed using external in-
ductors with a quality factor of around 60, which is able to start up
with less than 20 mV of VDD . In an attempt to reduce the prototype
area and the losses inserted by the connections between the chip and
the external inductors, the chip was wire-bonded to the substrate us-
ing gold wires with a length of 1.5 mm. Figure 77 shows a photograph
of the circuit board implemented to test the chip. The dimensions of
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Figure 75: Experimental (a) output voltage, (b) output power, and (c) power
converter efficiency of the fully-integrated converter for a load current rang-
ing from 10 nA to 5 µA. All curves are plotted in terms of the supply voltage
(VDD = Vin).
the external inductors L1 and L2 were 2.5 mm x 2 mm and 3.4 mm x
1.6 mm, respectively. A photograph of the SMD inductors used in the
design can be seen in Fig. 78. The zero-VT transistors of the oscillator
as well as the Dickson charge pump (same converter implemented in
the fully-integrated design) were integrated in the chip shown in Fig.
71.
A flowchart of the design method is shown in Fig. 70. From the
high quality inductors (L1=220 nH, L2=595 nH, both with a quality
factor of around 60 at 50 MHz), the aspect ratio of the zero-VT tran-
sistor found using the algorithm in Fig. 70 was 2000 µm/0.42 µm. In
order to save chip area, and considering the same design target speci-
fication as that for the fully-integrated design (Vout = 1V at IL = 1µA),
the same eleven-stage charge pump converter (employed in the fully-
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Figure 76: Calculated (lines) and experimental (symbols) of the integrated
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Figure 77: Photograph of the wire-bonded prototype implemented to test the
step-up converter designed with external inductors.
integrated design) was adopted.
The layout of the wide zero-VT transistors (W/L=400x5µm/0.42µm)
used in the oscillator, composed of a parallel association of 400 uni-
tary transistors of W/L=5µm/0.42µm, is shown in Fig. 79.
The post-layout simulation of the step-up converter is shown
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Figure 78: Photograph of the SMD inductors employed in the converter de-
sign.
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Figure 79: Layout of the zero-VT transistors used in the step-up converter
designed with external inductors.
in Fig. 80. In Fig. 80 (a) the transient simulated characteristics for
VDD=24 mV and IL=1 µA are shown. The minimum supply voltage
to start up the converter (IL = 0) simulated with the corners of the
technology is shown in Fig. 80 (b). On comparing the simulations
performed using the typical parameters (tt) with the experiments ob-
tained employing the wire-bonded prototype (shown in Fig. 81) the
results match very closely.
For the prototype shown in Fig. 77, the experimental curves for
Vout , Pout and P CE vs. the supply voltage are shown in Fig. 81 (a), (b)
and (c), respectively.
As can be seen, the condition IL = 1 µA and Vout = 1 V is ob-
tained at VDD = 23 mV, while with VDD = 37.7 mV the circuit can sup-
ply a load current of 5 µA, maintaining Vout = 1V. As was explained in
Chapter 4, for low voltages the Dickson charge pump efficiency is af-
fected by the oscillator peak amplitude. Thus, considering an eleven-
131
Vo
ut
 [V
] 
t [µs] 
1 2 3 4 5
0
5
10
15
20
25
30
35
V D
D,
m
in 
[m
V]
Technology Corners
ff ssttsf fs
Technology Corners 
(a) (b) 
 Vout 
sf  fs  tt  ff  ss 
 ϕ2  ϕ1 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
1.25 
     1 
0.75 
  0.5 
0.25 
      0 
-0.25 
10                 20                 30                 40                 50                                  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
35 
    30 
25 
20 
15 
10 
0 
5 
V
D
D
,m
in
 [m
V
] 
Figure 80: Post-layout simulation of the step-up converter with external in-
ductors. (a) Vout for VDD=24 mV and IL=1 µA and (b) minimum supply volt-
age to start up the converter considering the corners of the technology.
stage converter, for an output voltage of 1V, the maximum oscillator
amplitude will be lower than 100 mV, limiting the converter efficiency.
This characteristic can be seen in the graph of Fig. 81 (d), where the
maximum P CE was around 10 for an output voltage of 1V.
Also, as illustrated in Fig. 65, there is an optimum IL/Isat ratio
that maximizes the converter efficiency. For the converter under test,
the peak of the efficiency is obtained for IL= 4 µA, corresponding to
IL/Isat=7.3 (considering Isat = 550 nA).
The transient nature of the circuit start-up for VDD=40 mV and
IL=3 µA is shown in Fig. 82 (a). As can be seen, the circuit takes
less than 2 ms to stabilize at around Vout = 1.1 V. The voltage at the
two complementary oscillator outputs as well as at the converter out-
put for VDD = 30 mV and IL = 1 µA, measured with the Tektronix
MDO4104-6 oscilloscope, are shown in Fig. 82 (b). It should be noted
that due to the oscilloscope probe impedance, the VDD,min deviated
slightly in relation to the result shown in Fig. 81.
The main results obtained with the external inductor design are
presented in Table 12.
5.4 THE OFF-THE-SHELF CONVERTER DESIGN
In order to demonstrate the possibility of boosting voltages be-
low kT /q, a step-up converter which is able to raise the voltage level
from 10 mV to 1V for a load current of 100 nA was designed. The
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Figure 81: Experimental measurements for step-up converter with external
inductors: (a) output voltage; (b) output power; and (c) power converter effi-
ciency, in terms of the supply voltage (VDD = Vin). (d) Power converter effi-
ciency in terms of IL , for Vout=1V.
schematic diagram of the two-stage ESRO connected to the Dickson
converter is shown in Fig. 83. Using zero-VT transistors of the IBM
130 nm technology with W/L=1500 µm/420 nm for the oscillator,
off-the-shelf inductors and Schottky diodes, the circuit can start up
from VDD = 3.8 mV, while providing a dc output voltage of 150 mV.
The photograph of the prototype implemented with SMD passives is
shown in Fig. 84. A micrograph of the oscillator transistors, mounted
on the board using a plastic QFN package, is shown in the lower part
of Fig. 84.
High-Q inductors (L1 and L2 in Fig. 83) were used to boost the
oscillator output voltage. The inductor values characterized at 600
kHz were: L1=9.5 µH, quality factor QL1 ≈80, resonance frequency,
frL1 ≈150 MHz, L2=950 µH, QL2 ≈80, and frL2 ≈2.1 MHz.
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(a) 
(b) 
 Vout 
 φ2  φ1 
 Vout 
Figure 82: Oscilloscope waveforms of the step-up converter with external in-
ductors. (a) Start-up for VDD = 40 mV and IL = 3 µA; (b) Steady-state opera-
tion for VDD = 30 mV and IL = 1 µA.
Based on Fig. 85, which represents equation (4.25), it is possible
to define the number of stages that matches the design specifications
for Vout and IL/Isat . As can be seen in the figure, the effect of the incre-
ment of the diode saturation current (which represents the decrement
of IL/Isat), besides increasing the output voltage, is essential for de-
creasing the minimum peak amplitude for a required output voltage.
As a way to reduce the converter drop-out and to decrease the
minimum voltage for starting up the oscillator a three-stage Dickson
charge pump was built using commercial Schottky diodes with Isat=90
nA and n=1. Schottky diodes were used due to their higher drive ca-
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Figure 83: Schematic diagram of the off-the-shelf step-up converter.
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Figure 84: Photograph of the step-up converter prototype. The bottom part
shows the micrograph of the zero-VT transistors implemented in the 130 nm
process.
pability compared to standard pn-junction diodes whose saturation
current is typically a few nA. Since the main role of the converter
is to decrease the minimum operating voltage as much as possible,
a small number of stages was selected (in order to reduce the diode
losses), that is, the minimum sufficient to boost the output voltage to
1V. Thus, as Fig. 85 shows, for N = 3, the converter output reaches
1V, for an oscillator amplitude of 300 mV, a value appropriate for the
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Figure 85: Calculated output voltage (from (4.25)) vs. peak amplitude VA for
IL/Isat = 0.1, 1, and 10 and N = 3, 5 and 7. For the calculations in this figure,
Vin = 10 mV, φt = 25.7 mV and n = 1.
implemented oscillator, and a load current IL/Isat=0.1, or equivalently
IL=9 nA.
The data related to the dependence of the converter output volt-
age (Vout), the output power (Pout) and the power converter efficiency
(P CE) on the supply voltage (Vin = VDD ) for load currents ranging
from 10 nA to 8 µA, determined experimentally using the prototype
shown in Fig. 84, are shown in Fig. 86. As can be seen, the converter
can reach Vout = 1 V at Vin = 10 mV and IL = 100 nA. Considering the
case in which the load current is 1 µA, the capability to drive a load of
1µW is reached for Vin = 25 mV. Note that, with VDD smaller than 95
mV, the system can drive a load of 10 µW.
The transient characteristics of the converter are illustrated in
Fig. 87, for VDD = 25 mV and IL = 120 nA (Fig. 87 (a)), and for VDD =
11 mV and IL = 110 nA (Fig. 87 (b)).
A comparison between the experimental output voltage ob-
tained with the prototype shown in Fig. 84 and that calculated from
(4.25) can be seen in Fig. 88. For the calculation of Vout , the value
136
0 20 40 60 80 100 120 140
0.5
1
1.5
2
Vo
ut
 [V
]
VDD [mV]
 
 
Iout=10nA
Iout=100nA
Iout=1uA
Iout=2uA
Iout=5uA
Iout=8uA
0 20 40 60 80 100 120 140
0
2
4
6
8
10
12
14
16
Po
ut
 [u
W
]
VDD [mV]
 
 
Iout=10nA
Iout=100nA
Iout=1uA
Iout=2uA
Iout=5uA
Iout=8uA
0 20 40 60 80 100 120 140
0
1
2
3
4
5
6
PC
E 
[%
]
VDD [mV]
 
 
Iout=10nA
Iout=100nA
Iout=1uA
Iout=2uA
Iout=5uA
Iout=8uA
(b) 
(c) 
(a) 
Figure 86: Experimental (a) output voltage, (b) output power and (c) power
converter efficiency of the off-the-shelf converter for load currents ranging
from 10 nA to 8 µA. All curves are plotted in terms of the supply voltage
(VDD = Vin).
of VP was taken as the average value of the amplitudes of the two
oscillator outputs, since the oscillator presented slightly unbalanced
outputs, as shown in Fig. 87. Since the measured values of VA and
Vout in Fig. 88 were obtained with the oscilloscope, due to the load
inserted by the oscilloscope probe (as previously mentioned), the
output voltage was slightly different to that presented in Fig. 86.
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(a) 
(b) 
Figure 87: Waveforms of the off-the-shelf design. (a) for VDD = 25 mV and IL
= 120 nA; (b) for VDD = 11 mV and IL = 110 nA.
5.5 COMPARISON BETWEEN THE CONVERTER DESIGNS
5.5.1 Comparison between the Implemented Designs
In this study, three versions of the topology shown in Fig. 68 for
ultra-low voltage operation were implemented. The design space was
explored considering the frequency of operation and the area, demon-
strating the possibility of boosting extremely low voltages with a fully-
integrated, semi-integrated, and an off-the-shelf design.
The main parameters of the devices employed in the three de-
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Figure 88: Oscillator peak voltage and converter output voltage vs. supply
voltage. The experimental values were measured from the prototype shown
in Fig. 84 and the calculated Vout was obtained from (4.25).
signs are summarized in Table 11. A comparison of the designs im-
plemented is given in Table 12.
5.5.2 Comparison with Some State-of-the-Art Designs
In recent years several topologies and techniques have been
proposed in order to start up DC-DC converters with less than 100
mV using, for example, a mechanical switch [33], a post-fabrication
tuned oscillator [28] or an external transformer [59]. The minimum
voltage required to start up the converters in [28], [33], [59] is around
35 mV, including the extra cost associated with the use of external
devices, such as inductors and capacitors. A comparison between pre-
vious state-of-the-art research and our study with regards to the min-
imum start-up voltage and the design characteristics is shown in Ta-
ble 13. A second comparison between studies of the same nature as
that reported herein, composed of either voltage multipliers or charge
pumps, is given in Table 14.
139
Table 11: Characteristics of the devices employed in the ULV step-up convert-
ers implemented in this thesis.
Oscillator Charge Pump
W/L=500µm/0.42µm ∗L1 = 18.8nH W/L=4.2µm/0.42µm
Fully-Integrated VT = 46 mV ∗Q1 = 8.7 ∗Isat = 550 nA
Design gmd = 7.08 mA/V ∗L2 = 66 nH ∗n = 1.4
n = 1.2 ∗Q2 = 8.1 ∗C = 2 pF
W/L=2000µm/0.42µm L1 = 220 nH W/L=4.2µm/0.42µm
External Inductor VT = 32 mV Q1 = 58 ∗Isat = 550 nA
Design gmd = 19 mA/V L2 = 594 nH ∗n = 1.4
n = 1.1 Q2 = 67 ∗C = 2 pF
W/L=1500µm/0.42µm L1 = 9.8 µH Schottky diode
Off-the-Shelf VT = 24 mV Q1 = 100 Isat = 90 nA
Design gmd = 20.5 mA/V L2 = 980 µH n = 1
n = 1.2 Q2 = 55 C = 2.2 nF
* Value obtained by simulation.
Table 12: Experimental results for the ULV step-up converters implemented
in this study.
Fully Integrated
Design
External
Inductor Design
Off-the-Shelf
Design
fosc 550 MHz 50 MHz 600 kHz
Area∗ 1 mm2 20 mm2 660 mm2
Characteristcs at VDD,min=73 mV VDD,min=15.8 mV VDD,min=3.8 mV
start-up (IL = 10nA) IDC=2 mA IDC= 0.5 mA IDC=0.13 mA
Characteristcs at IL = 9.37µA IL=2.77µA
VDD = 50 mV,
Vout=1 V
- P CE = 9.41 % P CE = 2.8 %
Characteristcs at IL = 3.27 µA IL = 30.6 µA IL=6.61µA
VDD = 100 mV,
Vout=1V
P CE = 1 % P CE = 6.2 % P CE = 1.9 %
Characteristcs at VDD,min=86 mV VDD,min=23 mV VDD,min=24.5 mV
Vout=1V, IL=1 µA IDC=2.8 mA IDC=0.61 mA IDC=0.92 mA
* Area of the IC with PADs + area of the external devices.
As can be seen in Tables 13 and 14, the proposal described in
this thesis allows a very important reduction in the minimum opera-
tional voltage of electronic step-up converters to be achieved. To the
best of our knowledge, the results presented herein represent the low-
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est supply voltage ever reported for a step-up converter in a conven-
tional CMOS technology, at room temperature.
Table 13: Comparison between state-of-the-art converter designs. Designs
I, II and III refer to fully-integrated, integrated with external inductors and
off-the-shelf designs, respectively.
Ref. VDD,min Topology Process Characteristics
[10] 95 mV
Dickson +
Inductive boost
65 nm
Post-layout tuning + External
inductor and capacitor
[28] 40 mV Inductive boost 0.13 µm External transformer
[33] 35 mV Inductive boost 0.13 µm
Mechanical switch + External
inductor and capacitor
[59] 80 mV
Dickson +
Inductive boost
65 nm
Post-layout tuning + External
inductor and capacitor
[62] 50 mV
AC/DC
multiplier
+Inductive boost
65 nm
External inductor and
capacitor
[66] 600 mV Inductive boost 0.13 µm
External capacitors or
previously charged batteries
[67] 600 mV
Switched
capacitor
- Fully integrated
[68] 270 mV
Switched
capacitor
0.13 µm Fully integrated
[69] 100 mV
AC/DC
multiplier
0.18 µm
Fully integrated (simulated
results)
Design I 73 mV Dickson 0.13 µm Fully integrated
Design
II
15.8 mV Dickson 0.13 µm
Integrated with external
inductors
Design
III
3.8 mV Dickson 0.13 µm Off-the-shelf-devices
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Table 14: Details of the design of the charge pumps and AC/DC multipliers
described in Table 13.
Ref. Vout/Vin IL N fosc Topology
[10]
460mV/95mV
10.5 nA 20 330 kHz Dickson
[59]
500mV/80mV
4 nA 30 200 kHz Dickson
[62]
300mV/50mV
500 nA 12 30 MHz
AC/DC
multiplier
[69] 1.3V/150mV 10 µA - 200 MHz
AC/DC
multiplier
[69] 1.02V/90mV 100 µA 4 50 MHz Dickson
Design I 1V/86mV 1 µA 11 550 MHz Dickson
Design
II
1V/23mV 1 µA 11 50 MHz Dickson
Design
III
1V/10mV 100 nA 3 600 kHz Dickson
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6 SUMMARY AND CONCLUSIONS
6.1 SUMMARY
In order to investigate the minimum supply voltage for MOS-
FET oscillators, three topologies were studied. Based on a ring topol-
ogy with a LC load, the inductive ring oscillator - IRO is theoretically
capable of operating with one half of the voltage supply limit of digi-
tal circuits, but the enhanced swing ring oscillator - ESRO and the en-
hanced swing Colpitts oscillator ESCO, do not present a hard limit for
the minimum supply voltage. Theoretical expressions derived for the
oscillation frequency, minimum transistor gain and minimum supply
voltage to start up the oscillators generate a theoretical framework
suitable to design oscillators operating at very low voltages.
To check the operation of the oscillators at ultra-low-voltages,
six prototypes were implemented. Four fully-integrated designs, fab-
ricated using the IBM 130 nm technology, generate oscillations from
voltage supplies as low as 86, 53, 46 and 30 mV employing the ESCO,
IRO (seven stages), IRO (two stages) and ESRO arrangements, respec-
tively. Using zero-VT transistors fabricated in the same process and
off-the-shelf passives, two prototypes employing the ESCO and ESRO
topologies can start up from voltage supplies of 15 and 3.5 mV. It is
worth noting the high magnitude swing presented for those designs.
Considering the two ESRO prototypes, a peak-to-peak amplitude of
500 mV at the oscillator outputs is obtained for supply voltages of 77
and 8 mV, employing a fully-integrated and an off-the-shelf designs,
respectively.
The application of energy harvesting also was addressed in this
study. Based on the physical parameters of the diode and on the load
current, expressions for the output voltage, input resistance and the
power converter efficiency were derived for the Dickson charge pump,
generating the theoretical basics to design boost converters operating
from voltages as low as the thermal voltage.
The possibility of boosting ultra-low-voltages to higher voltage
levels necessary to supply the current electronics has been verified
in this thesis. Built upon the Dickson charge pump and on the ULV
ESRO, three prototypes of step-up converters were implemented. For
input dc voltage levels of 86 and 23 mV, a fully integrated prototype,
and another integrated prototype except for the external inductors, re-
spectively, can generate a dc level of 1V for a load current of 1 µA. For
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a load current of 100 nA, a prototype built with off-the-shelf devices
can reach 1 V at the output for an input voltage of 10 mV.
Until the writing of this manuscript, this study generated 3
journal papers (two of then published and one waiting for the revising
process), seven papers published in proceedings of international con-
ferences and six works presented in workshops in the United States,
Mexico and Brazil. Also, the paper "10 mV - 1 V Step-up converter for
energy harvesting applications" received the best paper award of the
27th SBCCI that was held in Aracaju, Brazil.
6.2 CONCLUSIONS
In this thesis, oscillators and boost converters operating at
ultra-low voltage have been described. Using an exponential law for
the non-linear device (diode and MOSFET), it was found that the
minimum supply voltage for the proper operation of these circuits
can be below the Meindl limit for logic inverters.
The proper operation of electronic circuits is dependent on the
voltage gain. Voltage gain, as a consequence of the nonlinearity of
transistors, requires a minimum supply voltage to emerge with the
necessary strength. For ideal MOS transistors (n = 1) operating in
weak inversion in the common-source configuration, the intrinsic gain
equals unity for VDS =(ln2)kT /q, but the intrinsic gain of the common-
gate configuration is always greater than unity. MOSFET oscillators,
when appropriately designed, can operate with supply voltages well
below (ln2)kT /q. To this end, one option is the use of the MOSFET in
the common-gate configuration, as in the case of the enhanced swing
Colpitts oscillator. A second option is the use of the transistor in the
common-source topology and boost the voltage gain with an appro-
priate LC circuit, as in the case of the enhanced swing ring oscillator.
The use of zero-VT MOSFET for the operation of ULV analog
circuits is proposed herein. Experimental prototypes built with off-
the-shelf passive devices and those which are fully-integrated start up
oscillations from voltages as low as 3.5 and 30 mV, respectively. To the
best of our knowledge, this thesis presents the lowest supply voltage
for oscillators ever reported.
The operation of oscillators with supply voltages below the
thermal voltage has been shown to be an alternative for harvesting
energy from very-low-voltage sources. Based on the enhanced swing
ring oscillator and on the Dickson charge pump, the possibility of
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generating a dc level of 1 V at an input voltage as low as 10 mV
was experimentally verified. To the best of our knowledge, this
study presents the lowest supply voltage for step-up converters ever
reported.
The results reported in this thesis, besides verifying the opera-
tion of analog circuits well below the supply voltage limit for digital
circuits, the Meindl limit, open new opportunities concerning ULV
and ULP electronics. As was demonstrated herein, there is plenty of
room for ultra-low-voltage CMOS electronics below the Meindl limit
for logic.
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ANNEX A – THE TRANSISTOR MODEL
The MOSFET model used throughout this study is based on the
Unified Current Control Model (UICM) [70], [71], [72], which repre-
sents the device behavior in all regimes of operation. In this model the
current ID is written as a combination of the forward (IF) and reverse
(IR) currents as
ID = IF − IR = IS (if − ir ) (A.1)
where if and ir are the normalized forward and reverse currents, re-
spectively, IS is the specific current, defined as IS = µC
′
oxn
φ2t
2
W
L , µ is
the effective mobility, C
′
ox is the oxide capacitance per unit area, n is
the slope factor, φt is the thermal voltage and W/L is the aspect ratio
of the transistor.
The relation between the voltages and currents is given by
VP −VS(D) = φt
[√
1 + if (r) − 2 + ln
(√
1 + if (r) − 1
)]
(A.2)
VP =
VG −VT
n
(A.3)
where VP is the pinch-off voltage and VT is the threshold voltage. Volt-
ages are referenced to bulk. The differentiation of the drain current
(ID ) with respect to VS , VD , and VG allows us to write
gms = − ∂ID∂VS =
2IS
φt
(√
1 + if − 1
)
(A.4)
gmd =
∂ID
∂VD
=
2IS
φt
(√
1 + ir − 1
)
(A.5)
gm =
∂ID
∂VG
=
gms − gmd
n
(A.6)
The drain-source voltage VDS can be expressed in terms of if and ir
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using (A.2).
VDS
φt
=
√
1 + if −
√
1 + ir + ln
√1 + if − 1√1 + ir − 1
 (A.7)
The resulting expression for VDS can be written in terms of the
transconductances making use of (A.4) and (A.5), which yields
VDS
φt
=
φt
2IS
(gms − gmd) + ln gmsgmd (A.8)
Now, considering weak inversion operation only, (A.8) can be
written as
gms
gmd
= e
VDS
φt (A.9)
The simplified small signal model of the MOSFET is shown in
Fig. 89 [72].
Figure 89: Small signal model of the MOSFET. The bulk is ac grounded.
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ANNEX B – CHARACTERIZATION OF THE ZERO-VT
TRANSISTOR
In this appendix an experimental characterization of some zero-
VT transistors used in this study is presented.
B.1 ID V S. VDS CHARACTERISTICS
The ID vs. VDS characteristics of the zero-VT transistor with
W/L=2500 µm/420 nm, with VGS ranging from -200 to 250 mV, are
shown in Fig. 90 in the linear and logarithmic scales.
B.2 EXTRACTION OF VT , IS AND N
The main characteristics of the MOS transistor (VT , IS , and n)
used in calculations throughout this paper were extracted employing
a procedure based on the transconductance-to-current ratio (gm/ID ).
Details on the extraction are given in [72] and [73], but briefly VT ,
IS , and n are extracted from ID - VG measurements obtained with the
circuit shown in the lower part of Fig. 91.
As demonstrated in [72] and [73], VT is the gate voltage at which
the condition gm/ID = 0.53.(gm/ID )max holds for VDS = φt/2. Also, the
specific current IS = 1.163.I ∗D , I ∗D being the drain current determined
when VG = VT . Since (gm/ID )max = 1/nφt , the slope factor n is easily
extracted from the peak of the gm/ID curve and the temperature. Even
though n decreases slightly with increasing gate voltage, it has been
assumed that, for the calculations in this paper, n can be considered
independent of VG.
The simulated variations in the values of VT and ISQ for four
W/L ratios are shown in Table 15. The sheet normalization current
ISQ is defined as ISQ = IS /(W/L). The values in the table were extracted
from the gm/ID procedure.
B.3 EXTRACTION OF THE TRANSCONDUCTANCES
The transistor transconductances can be extracted using a pro-
cedure based on the ID x VD curve obtained with the circuit in the
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Figure 90: ID vs. VDS (VS = VB) for a zero-VT transistor for VGS ranging
from -200 to 250 mV, with an interval of 25 mV. (a) linear characteristics; (b)
logarithmic characteristics.
bottom part of Fig. 92.
Considering the dc polarization used in the oscillators
presented herein, for a given VG value (VG = VDD ), the drain
transconductance, gmd = ∂ID /∂VD , can be obtained for the condi-
tion VG = VD = VDD . Due to the transistor symmetry, the source
transconductance is equal to gmd at VDS=0, that is gms=gmd |VDS=0.
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Figure 91: Experimental gm/ID curve and the circuit configuration for ex-
tracting the main static MOSFET parameters. To obtain this figure, a zero-VT
transistor with W/L=1500 µm/420 nm was used.
Table 15: Simulated values for VT and ISQ = IS /(W/L) of the zero-VT transis-
tor, for some W/L aspect ratios.
W /L 3µm/420nm 6µm/840nm 12µm/1.68µm 48µm/6.72µm
VT 88 mV 41.3 mV 16.4 mV -5.9 mV
ISQ 126 µA 175 µA 204.5 µA 230.4 µA
This procedure was used to determine the behavior of the source
and drain transconductances (which were used in the design of the
oscillators), and the experimental transconductances of the drain and
source as well as the voltage gain in the common-gate configuration
(gms/gmd) of the zero-VT transistor with W/L=1500 µm/420 nm in
terms of VDD are shown in Fig. 92.
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Figure 92: Experimental drain and source transconductances of the zero-VT
transistor with W/L=1500 µm/420 nm, for VDD = 0 to 300 mV.
In this regard, it should be noted that the drain transconduc-
tance of the zero-VT transistor operating at low voltages with VG = VD
is almost bias-independent. To demonstrate this, let it us consider
the transistor model described in Appendix A, biased at VS = VB and
VG = VD = VDD . Assuming that n=1, (A.2) can be written as
−VT
φt
=
[√
1 + ir − 2 + ln
(√
1 + ir − 1
)]
(B.1)
Thus, the reverse inversion level (ir ) is, at least for low voltages, almost
independent of the gate voltage. If, in addition, the value for VT is
exactly zero, the solution of (B.1) corresponds to ir = 3, and the value
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of gmd calculated from (A.5) is
gmd =
2IS
φt
(√
1 + ir − 1
)
=
2IS
φt
(B.2)
Therefore, in a first-order approximation, the gmd value is dependent
only on the specific current IS , defined in Appendix A, and the ther-
mal voltage φt . Equation (B.2) can be used for a back-of-the-envelope
calculation of gmd .
B.4 CHARACTERIZATION OF THE ZERO-VT AS A DIODE
A comparison between the zero-VT and the standard transis-
tors, both connected as a diode (bottom part of Fig. 93) is shown in
Fig. 93. As can be seen in the graphs, for low VD , the zero-VT MOS-
FET, when connect as a diode, presents a saturation current more than
two orders of magnitude higher than the conventional transistor avail-
able in the IBM 130nm process for the same area.
The experimental characterization of the zero-VT transistor
withW/L=2500µm/420nm connected as a diode, for VS ranging from
0 to -200 mV, is shown in Fig. 94.
B.5 CHARACTERIZATION OF THE ZERO-VT TRANSISTORS EM-
PLOYED IN THIS STUDY
The experimental characterizations of some zero-VT transistors
used in the designs described in this thesis are shown in Table 16.
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Figure 93: Simulated ID vs. VD characteristics of the standard and zero-VT
transistors available in the 130 nm technology, both connected as diodes with
W/L=4.2µm/420nm. The dashed line represents the ideal Shockley behavior
given by ID = Isat(eVD /nφt − 1), considering n=1.4 for both transistors.
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Figure 94: Experimental ID vs. VD characteristics of the zero-VT transistor
with W/L=2500µm/420nm.
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Table 16: Experimental characterization of the zero-VT transistors.
Transistor Experimental Characteristics Application
ALD 1108A VT = 59 mV ∗gmd=315µA/V
24 MOSFETs IS = 11.2 µA ESCO - off
n = 1.6
W = 30 x 5 µm VT = 22 mV ∗gmd=2.3mA/V IRO - FI
L = 480 nm IS = 44 µA ∗∗gmd=2.6mA/V 7-stage
n = 1.2
W = 500 x 5 µm VT = -10 mV ∗gmd=24mA/V
L = 420 nm IS = 277 µA ∗∗gmd=26mA/V ESCO - off
n = 1.2
W = 300 x 5 µm VT = 24 mV ∗gmd=20.5mA/V ESCO - FI
L = 420 nm IS = 450 µA ∗∗gmd=23.9mA/V ESRO - off
n = 1.2 Converter - off
W = 30 x 6 µm VT = 53 mV ∗gmd=2mA/V IRO - FI
L = 420 nm IS = 71 µA ∗∗gmd=2.5mA/V 2-stage
n = 1.2
W = 25 x 20 µm VT = 46 mV ∗gmd=7.08mA/V
L = 420 nm IS = 225 µA ESRO - FI
n = 1.2
W = 400 x 5 µm VT = 32 mV ∗gmd=19mA/V Converter
L = 420 nm IS = 489 µA ∗∗gmd=21mA/V with external
n = 1.1 inductors
∗ at VDD= 10 mV; ∗∗ at VDD= 100 mV
FI - refers to the fully-integrated design
off - refers to the off-the-shelf design
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ANNEX C – DESIGNED CHIPS
Table 17: Chips designed during the doctoral research.
Die Microphotograph Characteristics  Implemented Circuits  Charac. Lab  
 
Chip 4 - Polystim / 
CMC 
! Submitted: July 
2013 
! Chip area: 1.2 mm2 
! Package: 
- CFP 24 
- LCC 28 
! Fully Integrated 
step-up converter; 
! Semi-integrated 
step-up converter, 
wire-bonded with 
external inductors; 
! Zero-VT  
- W/L=2000µm / 
0.42µm. 
! Polystim - 
Polytechnique  
Montreal 
 
Chip 3 - LCI multi 
project run 
! Submitted: Feb. 
2013 
! Chip area: 16 mm2 
! Package:  
- LCC 68 
! Fully Integrated 2-
stage IRO; 
! Fully Integrated 2-
stage ESRO; 
! Zero-VT  
-  W/L=500µm / 
0.42µm; 
-  W/L=180µm / 
0.42µm. 
! LCI – UFSC 
! Polystim - 
Polytechnique  
Montreal 
 
Chip 2 - LCI multi 
project run 
! Submitted: Aug. 
2012 
! Chip area: 16 mm2 
! Package:  
- QFN 64 
! Fully Integrated 
ESCO; 
! Zero-VT  
-  W/L=1500µm / 
0.42µm  
-  Used in the off-
the-shelf ESRO 
-  Used in the off-
the-shelf step-up 
converter. 
 
! LCI – UFSC 
! Polystim - 
Polytechnique  
Montreal 
 
Chip 1 - LCI multi 
project run 
! Submitted: May 
2011 
! Chip area: 16 mm2 
! Package:  
- DIP 40 
! Fully Integrated 7-
stage IRO; 
! Zero-VT  
-  W/L=2500µm / 
0.42µm  
-  Used in the off-
the-shelf ESCO. 
! LCI – UFSC 
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ANNEX D – PUBLICATIONS
A list of papers submitted or published during the doctoral re-
search period is shown given below.
D.1 JOURNAL PAPERS
• M. B. Machado, M. C. Schneider, and C. Galup-Montoro, “Fully
integrated inductive ring oscillators operating at VDD below
2kT /q,” submitted to Springer Analog Integrated Circuits and
Signal Processing Journal, in October 2013.
• M. B. Machado, M. C. Schneider, and C. Galup-Montoro, “On the
minimum supply voltage for MOSFET oscillators,” IEEE Trans.
Circuits Syst. I: Reg. Papers, vol. 62, no. 2, pp. 347-357, Fev.
2014.
• C. Galup-Montoro, M. C. Schneider and M. B. Machado, “On
the ultra-low-voltage operation of CMOS analog circuits: am-
plifiers, oscillators, and rectifiers,” IEEE Transactions on Circuits
and Systems II: Express Briefs, vol. 59. No.12, pp. 932-36, Dec.
2012.
D.2 CONFERENCE PAPERS
• M. B. Machado, M. Sawan, M. C. Schneider, and C. Galup-
Montoro, “10 mV - 1V Step-up converter for energy harvesting
applications,” in Proc. of 27th Symposium on Integrated Circuits
and Systems Design, (SBCCI), Aracaju, Brazil, Sept. 2014.
The paper received the best paper award of the 27th SBCCI.
• M. B. Machado, M. C. Schneider, M. Sawan, and C. Galup-
Montoro, “Fully integrated 86 mV - 1V step-up converter for
energy harvesting applications,” in Proc. 12th IEEE International
New Circuits and Systems Conference, (NEWCAS), Trois-Rivières,
Canada, Jun. 2014.
• M. B. Machado, M. C. Schneider, and C. Galup-Montoro, “De-
sign of a fully integrated Colpitts oscillator operating at VDD
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below 4kT /q,” in Proc. 5th IEEE Latin American Symp. on Circ.
and Systems (LASCAS), Santiago, Chile, Feb. 2014.
• C. Galup-Montoro, M. C. Schneider, L. Carli, and M. B.
Machado, “Introductory ultra-low-voltage electronics,” in
Proc. 7th IEEE Argentine School of Technology and Applica-
tions (EAMTA), Buenos Aires, p. 1-8, 2013.
• M. B. Machado, M. C. Schneider, C. Galup-Montoro, “Analy-
sis and design of ultra-low-voltage inductive ring oscillators for
energy-harvesting applications,” in Proc. 4th IEEE Latin Amer-
ican Symp. on Circ. and Systems (LASCAS), Cusco, Peru, Feb.
2013.
• F. R. Sousa, M. B. Machado and C. Galup-Montoro, “A 20 mV
Colpitts Oscillator powered by a thermoelectric generator,” in
Proc. IEEE International Symposium on Circuits and Systems (IS-
CAS), Seoul, Korea, pp. 2035-2038, May 2012.
• M. B. Machado, O. F. Siebel, M. C. Schneider, C. Galup-Montoro,
“MOSFET threshold voltage: definition, extraction, and appli-
cations,” in Proc. The Nanotechnology Conference and Expo (Nan-
otech), Boston, USA, pp. 710-713, Jun. 2011.
D.3 WORKSHOP PRESENTATIONS
• C. Galup-Montoro, M. C. Schneider and M. B. Machado, “Mod-
eling and parameter extraction of zero-VT MOSFETs for ultra-
low-voltage operation,” MOS Modeling and Parameter Extraction
Working Group (MOS-AK/GSA) , San Francisco, USA, Dec. 2012.
• C. C. Santos Junior, D. Deoti, R. M. da Ponte, M. B. Machado,
and M. C. Schneider, “Zero-threshold-voltage MOSFETs: a sur-
vey,” 12th Microelectronics Students Forum, (SForum), Brasilia,
DF, Aug. 2012.
• M. B. Machado, M. C. Schneider and A. Arnaud, “A battery
charge monitor topology for implantable medical devices,” in
Proc. IBERCHIP XVIII Workshop, Playa del Carmen, Mexico, pp.
126-130, Feb. 2012.
• C. Galup-Montoro, M. C. Schneider and M. B. Machado, “On the
minimum supply voltage for CMOS analog circuits: rectifiers
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and oscillators,” MOS Modeling and Parameter Extraction Work-
ing Group (MOS-AK/GSA), Washington DC, USA, Dec. 2011.
• M. B. Machado, T. Oliveira, M. C. Schneider, C. Galup-Montoro,
“Direct determination of MOSFET parameters from the ID ver-
sus VS curve at low VDS ,” MOS Modeling and Parameter Extrac-
tion Working Group (MOS-AK/GSA), San Francisco, USA, Dec.
2010.
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